捷多邦,专业PCB打样工厂**SN54社V信為**為SN74LV11A TRIPLE 3-INPUT POSITIVE-AND GATES

SCES345A - DECEMBER 2000 - REVISED JULY 2001

- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC}= 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


description

These triple 3-input positive-AND gates are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV11A devices perform the Boolean function $Y = A \bullet B \bullet C \text{ or } Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

These devices are fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

SN54LV11A . . . J OR W PACKAGE SN74LV11A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV11A . . . FK PACKAGE (TOP VIEW)



NC – No internal connection

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
LEE MA	SOIC – D	Tube	SN74LV11AD	LV11A
La 19	30IC - D	Tape and reel	SN74LV11ADR	LVIIA
–40°C to 85°C	SOP – NS	Tape and reel	SN74LV11ANSR	74LV11A
-40 C to 65 C	SSOP – DB	Tape and reel	SN74LV11ADBR	LV11A
	TSSOP – PW	Tape and reel	SN74LV11APWR	LV11A
	TVSOP - DGV	Tape and reel	SN74LV11ADGVR	LV11A
	CDIP – J	Tube	SNJ54LV11AJ	SNJ54LV11AJ
–55°C to 125°C	CFP – W	Tube	SNJ54LV11AW	SNJ54LV11AW
	LCCC - FK	Tube	SNJ54LV11AFK	SNJ54LV11AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCES345A - DECEMBER 2000 - REVISED JULY 2001

FUNCTION TABLE (each gate)

	INPUTS		ОИТРИТ
Α	В	С	Y
Н	Н	Н	Н
L	X	Χ	L
Х	L	Χ	L
Х	X	L	L

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Output voltage range applied in high or low state		
Voltage range applied to any output in the power		
Input clamp current, I_{IK} ($V_I < 0$)	_ ·	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$		
Continuous output current, I_O ($V_O = 0$ to V_{CC})		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 3):		
	DB package	96°C/W
	DGV package	127°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES345A - DECEMBER 2000 - REVISED JULY 2001

recommended operating conditions (see Note 4)

			SN54I	_V11A	SN74	LV11A	UNIT
			MIN MAX		MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
\ <i>I</i>	High level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7	7	$V_{CC} \times 0.7$	7	V
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7	7	$V_{CC} \times 0.7$	7	\ \ \
		V _{CC} = 4.5 V to 5.5 V	V _{CC} ×0.7	7	$V_{CC} \times 0.7$	7	
		V _{CC} = 2 V		0.5		0.5	
\ /	Low lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	١	√CC×0.3	,	$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V	\	√CC×0.3	,	V _{CC} ×0.3	\ \ \
		V _{CC} = 4.5 V to 5.5 V	7	√CC×0.3	,	V _{CC} ×0.3	
٧ _I	Input voltage		0,0	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 2 V	Q.	- 50		-50	μΑ
la	High lavel cutout current	V _{CC} = 2.3 V to 2.7 V		-2		-2	
IOH	High-level output current	V _{CC} = 3 V to 3.6 V		-6		-6	mA
		V _{CC} = 4.5 V to 5.5 V		-12		-12	
		V _{CC} = 2 V		50		50	μΑ
lai	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		V _{CC} = 4.5 V to 5.5 V		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	.,	SN54LV11A	SN74LV11A	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	IOH = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
VOH	I _{OH} = -6 mA	3 V	2.48	2.48	V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
\/0:	I _{OL} = 2 mA	2.3 V	0.4	0.4	V
VOL	I _{OL} = 6 mA	3 V	0.44	0.44	V
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
lį	V _I = 5.5 V or GND	0 to 5.5 V	±1	±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0 V	5	5	μΑ
C _i	$V_I = V_{CC}$ or GND	3.3 V	1.9	1.9	pF



SN54LV11A, SN74LV11A TRIPLE 3-INPUT POSITIVE-AND GATES

SCES345A - DECEMBER 2000 - REVISED JULY 2001

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54LV11A		SN74L	V11A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MA	x	MIN	MAX	UNIT
^t pd	A, B, or C	Y	C _L = 15 pF		6.9*	13.8*	1* 16)*	1	16	ns
tpd	A, B, or C	Υ	C _L = 50 pF		9.9	17.5	1 2		1	21	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	V11A	SN74L	V11A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	A, B, or C	Υ	C _L = 15 pF		5.2*	8.8*	C	10.5*	1	10.5	ns
^t pd	A, B, or C	Y	C _L = 50 pF		7.2	12.3	1	14	1	14	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54LV11A	SN74L	.V11A	UNIT
PARAMETER	(INPUT)	(INPUT) (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{pd}	A, B, or C	Υ	C _L = 15 pF		3.9*	5.9*	15 7*	1	7	ns
t _{pd}	A, B, or C	Υ	C _L = 50 pF		5.4	7.9	1 9	1	9	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	PARAMETER	MIN	TYP	MAX 0.8 -0.8	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		0	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3.2		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

PARAMETER		TEST CO	VCC	TYP	UNIT	
Const	Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	13.9	PF
Cpd	1 Ower dissipation capacitance	оц = 30 рг,	1 = 10 101112	5 V	15.4	ρı



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265