#### 查询SN74LVCH16541A供应商

#### , 专业PCB打样工厂, 24小时**⑤№74/**24/CH16541A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS567G – MARCH 1996 – REVISED JUNE 1998

● Member of the Texas Instruments	DGG OR DL PACKAGE
<i>Widebus™</i> Family	(TOP VIEW)
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted</li></ul>	10E1 1 48 10E2
CMOS) Submicron Process	1Y1 2 47 1A1
• Typical V <sub>OLP</sub> (Output Ground Bounce)	1Y2 3 46 1A2
< 0.8 V at V <sub>CC</sub> = 3.3 V, $T_A = 25^{\circ}C$	GND 4 45 GND
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>&gt; 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1Y3 5 44 1A3 1Y4 6 43 1A4
<ul> <li>Power Off Disables Outputs, Permitting</li></ul>	V <sub>CC</sub> 7 42 V <sub>CC</sub>
Live Insertion	1Y5 8 41 1A5
<ul> <li>Supports Mixed-Mode Signal Operation on</li></ul>	1Y6 9 40 1A6
All Ports (5-V Input/Output Voltage With	GND 10 39 GND
3.3-V V <sub>CC</sub> )	1Y7 11 38 1A7
<ul> <li>ESD Protection Exceeds 2000 V Per</li></ul>	1Y8 12 37 1A8
MIL-STD-883, Method 3015; Exceeds 200 V	2Y1 13 36 2A1
Using Machine Model (C = 200 pF, R = 0)	2Y2 14 35 2A2
Latch-Up Performance Exceeds 250 mA Per JESD 17	GND 15 34 GND 2Y3 16 33 2A3 2Y4 17 32 2A4
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
<ul> <li>Package Options Include Thin-Shrink</li> <li>Small-Outline (DGG) and Plastic 300-mil Shrink Small-Outline (DL) Packages</li> </ul>	GND 21 28 GND 2Y7 22 27 2A7 2Y8 23 26 2A8
description	

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCH16541A is a noninverting 16-bit buffer composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16541A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated



# FUNCTION TABLE

(each 8-bit section)									
	INPUTS	OUTPUT							
OE1	OE2	Α	Y						
L	L	L	L						
L	L	Н	Н						
Н	Х	Х	Z						

Х

Ζ

Н


Х

### logic symbol<sup>†</sup>

10E1 10E2 20E1 20E2	1	&	EN1 EN2		
1A1 1A2	47		   1 ⊽	2	1Y1
1A3	44 43			5	1Y2 1Y3
1A4 1A5	41			8	1Y4 1Y5
1A6 1A7	38			11	1Y6 1Y7
1A8 2A1	37 36		1 2 ▽	12 13	1Y8 2Y1
2A2 2A3	35 33			14 16	2Y2 2Y3
2A4	32 30			17 19	2Y4
2A5 2A6	29 27			20	2Y5 2Y6
2A7 2A8	26			23	2Y7 2Y8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any output in the high or low state, $V_{O}$	
(see Notes 1 and 2) Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Continuous output current, I <sub>O</sub>	
Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.

			MIN	MAX	UNIT	
Vee	Supply voltage	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH High-level input voltage	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	5.5	V	
	Output voltage	High or low state	0	VCC	V	
VO		3 state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
1		V <sub>CC</sub> = 2.3 V		-8	1	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
la.	Low-level output current	V <sub>CC</sub> = 2.3 V		8	~ ^	
IOL		$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V	
Т <sub>А</sub>	Operating free-air temperature		-40	85	°C	

#### recommended operating conditions (see Note 4)

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDIT	IONS	V <sub>CC</sub>	MIN	түр†	MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
	$I_{OH} = -8 \text{ mA}$	I <sub>OH</sub> = -8 mA					V
VOH	I <sub>OH</sub> = -12 mA		2.7 V	2.2			V
	10H = -15  mV		3 V	2.4			
	$I_{OH} = -24 \text{ mA}$		3 V	2.2			
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
	$I_{OL} = 4 \text{ mA}$		1.65 V			0.45	
VOL	I <sub>OL</sub> = 8 mA		2.3 V			0.7	V
	I <sub>OL</sub> = 12 mA		2.7 V			0.4	
	I <sub>OL</sub> = 24 mA		3 V			0.55	
lj	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ
	V <sub>I</sub> = 0.58 V V <sub>I</sub> = 1.07 V		1.65 V	‡			μΑ
			1.03 V	‡			
	V <sub>I</sub> = 0.7 V		2.3 V	45			
ll(hold)	VI = 1.7 V		2.3 V	-45			
	V <sub>I</sub> = 0.8 V	V <sub>I</sub> = 0.8 V V <sub>I</sub> = 2 V		75			
				-75			
	$V_{I} = 0$ to 3.6 V§		3.6 V			±500	
loff	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μΑ
IOZ	$V_{O} = 0$ to 5.5 V		3.6 V			±10	μA
laa	$V_{I} = V_{CC}$ or GND	I <sub>O</sub> = 0	3.6 V			20	A
'CC	$I_{CC}$ 3.6 V $\leq$ V <sub>1</sub> $\leq$ 5.5 V¶	IO = 0	5.0 V			20	μA
ΔICC	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND		2.7 V to 3.6 V			500	μA
Ci	$V_I = V_{CC}$ or GND		3.3 V		5		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6.5		pF

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ This applies in the disabled state only.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V         V <sub>CC</sub> = 2.5 V           ± 0.15 V         ± 0.2 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A	Y	‡	‡	‡	‡		5	1.1	4.2	ns
t <sub>en</sub>	OE	Y	‡	‡	‡	‡		6.9	1.5	5.6	ns
<sup>t</sup> dis	OE	Y	‡	‡	‡	‡		7.4	1.9	6.8	ns

<sup>‡</sup>This information was not available at the time of publication.




# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V ± 0.15 V	$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm \text{ 0.2 V} \end{array}$	$\begin{array}{c} \text{V}_{\text{CC}} = 3.3 \text{ V} \\ \pm \text{ 0.3 V} \end{array}$	UNIT	
				TYP	TYP	TYP		
Power dissipation capacitance		Outputs enabled	f = 10 MHz	†	†	35	pF	
Cpd	C <sub>pd</sub> per buffer/driver	Outputs disabled		†	†	4	μr	

<sup>†</sup> This information was not available at the time of publication.





NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## SN74LVCH16541A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS567G - MARCH 1996 - REVISED JUNE 1998




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated