

# **DS2761**


## **High-Precision Li+ Battery Monitor**


#### www.maxim-ic.com

#### **FEATURES**

- Lithium-Ion (Li+) Safety Circuit
  - Overvoltage Protection
  - Overcurrent/Short-Circuit Protection
  - Undervoltage Protection
- Zero Volt Battery Recovery Charge
- Available in Two Configurations:
  - Internal 25mΩ Sense Resistor
  - External User-Selectable Sense Resistor
- **Current Measurement** 
  - 12-Bit Bidirectional Measurement
  - Internal Sense Resistor Configuration: 0.625mA LSB and ±1.9A Dynamic Range
  - External Sense Resistor Configuration: 15.625μV LSB and ±64mV Dynamic Range
- Current Accumulation:
  - Internal Sense Resistor: 0.25mAhr LSB
  - External Sense Resistor: 6.25µVhr LSB
- Voltage Measurement with 4.88mV Resolution
- Temperature Measurement Using Integrated Sensor with 0.125°C Resolution
- System Power Management and Control Feature Support
- 32 Bytes of Lockable EEPROM
- 16 Bytes of General-Purpose SRAM
- Dallas 1-Wire® Interface with Unique 64-bit **Device Address**
- Low Power Consumption:
  - Active Current: 60μA typ, 90μA max - Sleep Current: 1μA typ, 2μA max

### PIN CONFIGURATION





Flip-Chip Packaging\* Top View

#### PIN DESCRIPTION

CC - Charge Control Output

DC - Discharge Control Output

DO - Data Input/Output

PIO - Programmable I/O Pin

PLS - Battery Pack Positive Terminal Input

PS - Power Switch Sense Input

V<sub>IN</sub> - Voltage-Sense Input

V<sub>DD</sub> - Power-Supply Input (2.5V to 5.5V)

V<sub>SS</sub> - Device Ground

SNS - Sense Resistor Connection

IS1 - Current-Sense Input

IS2 - Current-Sense Input

**SNS** Probe - Do Not Connect WWW.DZSC.COM

V<sub>SS</sub> Probe - Do Not Connect

1 of 24

<sup>\*</sup> Mechanical drawing for the 16-pin TSSOP and DS2761 flip-chip package can be found at: http://pdfserv.maxim-ic.com/arpdf/Packages/16tssop.pdf http://pdfserv.maxim-ic.com/arpdf/Packages/chips/2761x.pdf

#### ORDERING INFORMATION

SCRIP	<b>IARKING</b>	MARKING DESCRIPTION
SOP, Ex	2761EA	D2761EA TSSOP, External Sense Resistor, 4.275V V <sub>OV</sub>
SOP, Ex	2761EB	D2761EB TSSOP, External Sense Resistor, 4.35V V <sub>OV</sub>
2761AE	2761EA	T/T&R D2761EA DS2761AE on Tape-and-Reel
2761BE	2761EB	/T&R D2761EB DS2761BE on Tape-and-Reel
SOP, 25	761A25	2-025 2761A25 TSSOP, 25mΩ Sense Resistor, 4.275V V <sub>OV</sub>
SOP, 25	761B25	-025 2761B25 TSSOP, 25m $\Omega$ Sense Resistor, 4.35V V <sub>OV</sub>
2761AE	761A25	2-025/T&R 2761A25 DS2761AE-025 in Tape-and-Reel
2761BE	761B25	-025/T&R 2761B25 DS2761BE-025 in Tape-and-Reel
o-Chip, 2	S2761AR	X-025/T&R DS2761AR Flip-Chip, 25mΩ Sense Resistor, Tape-and-Reel, 4.275V V <sub>OV</sub>
o-Chip, 2	S2761BR	T-025/T&R DS2761BR Flip-Chip, 25mΩ Sense Resistor, Tape-and-Reel, 4.35V V <sub>OV</sub>
o-Chip, l	S2761A	Z/T&R DS2761A Flip-Chip, External Sense Resistor, Tape-and-Reel, 4.275V V <sub>OV</sub>
o-Chip, l	S2761B	T/T&R DS2761B Flip-Chip, External Sense Resistor, Tape-and-Reel, 4.35V V <sub>OV</sub>
SOP, Ex 2761AE 2761BE SOP, 25 SOP, 25 2761AE 2761BE 5-Chip, 2 5-Chip, 2	02761EB 02761EA 02761EB 761A25 761B25 761B25 761B25 082761AR 082761BR	D2761EB TSSOP, External Sense Resistor, $4.35V V_{OV}$ T&R D2761EA DS2761AE on Tape-and-Reel DS2761BE on Tape-and-Reel TSSOP, $25m\Omega$ Sense Resistor, $4.275V V_{OV}$ TSSOP, $25m\Omega$ Sense Resistor, $4.35V V_{OV}$ TSSOP, $25m\Omega$ Sense Resistor, $4.35V V_{OV}$ TSSOP, $25m\Omega$ Sense Resistor, $4.35V V_{OV}$ DS2761AE-025 in Tape-and-Reel DS2761BE-025 in Tape-and-Reel T-025/T&R DS2761AR Flip-Chip, $25m\Omega$ Sense Resistor, Tape-and-Reel, $4.275V V_{OV}$ TSSOP, $25m\Omega$ Sense Resistor, Tape-and-Reel, $25m\Omega$ Sense Resistor, Tape-and-Reel, $25m\Omega$ Sense Resistor, Tape-and-Reel, $25m\Omega$ Sense Resistor, Tape-and-Reel, $25m\Omega$ Sense Resistor, Tape-and-Reel

Note: Additional V<sub>OV</sub> options are available, contact Maxim/Dallas Semiconductor sales.

#### DESCRIPTION


The DS2761 high-precision Li+ battery monitor is a data-acquisition, information-storage, and safety-protection device tailored for cost-sensitive battery pack applications. This low-power device integrates precise temperature, voltage, and current measurement, nonvolatile (NV) data storage, and Li+ protection into the small footprint of either a TSSOP package or flip-chip package. The DS2761 is a key component in applications including remaining capacity estimation, safety monitoring, and battery-specific data storage.

Through its 1-Wire interface, the DS2761 gives the host system read/write access to status and control registers, instrumentation registers, and general-purpose data storage. Each device has a unique factory-programmed 64-bit net address that allows it to be individually addressed by the host system, supporting multibattery operation.


The DS2761 is capable of performing temperature, voltage, and current measurement to a resolution sufficient to support process monitoring applications such as battery charge control, remaining capacity estimation, and safety monitoring. Temperature is measured using an on-chip sensor, eliminating the need for a separate thermistor. Bidirectional current measurement and accumulation are accomplished using either an internal  $25m\Omega$  sense resistor or an external device. The DS2761 also features a programmable I/O pin that allows the host system to sense and control other electronics in the pack, including switches, vibration motors, speakers, and LEDs.

Three types of memory are provided on the DS2761 for battery information storage: EEPROM, lockable EEPROM, and SRAM. EEPROM memory saves important battery data in true NV memory that is unaffected by severe battery depletion, accidental shorts, or ESD events. Lockable EEPROM becomes ROM when locked to provide additional security for unchanging battery data. SRAM provides inexpensive storage for temporary data.

Figure 1. BLOCK DIAGRAM




#### TEST CURRENT AND RECOVERY CHARGE DETAIL



**Table 1. DETAILED PIN DESCRIPTION** 

SYMBOL	TSSOP	FLIP CHIP	DESCRIPTION
CC	1	C1	Charge Protection Control Output. Controls an external p-channel high-side charge protection FET.
DC	3	B2	<b>Discharge Protection Control Output.</b> Controls an external p-channel high-side discharge protection FET.
DQ	7	B4	<b>Data Input/Out.</b> 1-Wire data line. Open-drain output driver. Connect this pin to the DATA terminal of the battery pack. Pin has an internal 1μA pull-down for sensing disconnection.
PIO	14	E2	<b>Programmable I/O Pin.</b> Used to control and monitor user-defined external circuitry. Open drain to VSS.
PLS	2	B1	Battery Pack Positive Terminal Input. The DS2761 monitors the pack plus terminal through PLS to detect overcurrent and overload conditions, as well as the presence of a charge source. Additionally, a charge path to recover a deeply depleted cell is provided from PLS to $V_{DD}$ . In sleep mode (with SWEN = 0), any capacitance or voltage source connected to PLS is discharged internally to $V_{SS}$ through 200 $\mu$ A (nominal) to assure reliable detection of a valid charge source. For details of other internal connections to PLS and associated conditions see the $Li+Protection$ Circuitry section.
PS	10	E4	<b>Power Switch Sense Input.</b> The device wakes up from Sleep Mode when it senses the closure of a switch to VSS on this pin. Pin has an internal $1\mu A$ pull-up to $V_{DD}$ .
VIN	16	D1	<b>Voltage Sense Input.</b> The voltage of the Li+ cell is monitored via this input pin. This pin has a weak pullup to $V_{DD}$ .
$V_{DD}$	15	E1	<b>Power Supply Input.</b> Connect to the positive terminal of the Li+ cell through a decoupling network.
VSS	13,14, 15	F3	<b>Device Ground.</b> Connect directly to the negative terminal of the Li+ cell. For the external sense resistor configuration, connect the sense resistor between VSS and SNS.
SNS	4,5,6	A3	<b>Sense Resistor Connection.</b> Connect to the negative terminal of the battery pack. In the internal sense resistor configuration, the sense resistor is connected between VSS and SNS.
IS1	9	D4	<b>Current Sense Input.</b> This pin is internally connected to VSS through a $4.7k\Omega$ resistor. Connect a $0.1\mu F$ capacitor between IS1 and IS2 to complete a low-pass input filter.
IS2	8	C4	Current Sense Input. This pin is internally connected to SNS through a $4.7k\Omega$ resistor.
SNS Probe	N/A	C2	Do Not Connect.
VSS Probe	N/A	D2	Do Not Connect.

**Figure 2. APPLICATION EXAMPLE** 



- 1) R<sub>SNS</sub> is present for external sense resistor configurations only.
- 2) R<sub>SNS-INT</sub> is present for internal sense resistor configurations only.

#### **POWER MODES**

The DS2761 has two power modes: active and sleep. While in active mode, the DS2761 continually measures current, voltage, and temperature to provide data to the host system and to support current accumulation and Li+ safety monitoring. In sleep mode, the DS2761 ceases these activities. The DS2761 enters sleep mode when any of the following conditions occurs:

- The PMOD bit in the Status Register has been set to 1 and the DQ line is low for longer than 2s (pack disconnection)
- The voltage on V<sub>IN</sub> drops below undervoltage threshold V<sub>UV</sub> for t<sub>UVD</sub> (cell depletion)
- The pack is disabled through the issuance of a SWAP command (SWEN bit = 1)

The DS2761 returns to active mode when any of the following occurs:

- The PMOD bit has been set to 1 and the SWEN bit is set to 0 and the DQ line is pulled high (pack connection)
- The  $\overline{PS}$  pin is pulled low (power switch)
- The voltage on PLS becomes greater than the voltage on V<sub>IN</sub> (charger connection) with the SWEN bit set to 0
- The pack is enabled through the issuance of a SWAP command (SWEN bit = 1)

The DS2761 defaults to sleep mode when power is first applied.

#### Li+ PROTECTION CIRCUITRY

During active mode, the DS2761 constantly monitors cell voltage and current to protect the battery from overcharge (overvoltage), overdischarge (undervoltage), and excessive charge and discharge currents (overcurrent, short circuit). Conditions and DS2761 responses are described in the sections below and summarized in Table 2 and Figure 3.

Table 2. Li+ PROTECTION CONDITIONS AND DS2761 RESPONSES

<u> </u>										
CONDITION	A	ACTIVATION								
NAME	THRESHOLD	DELAY	RESPONSE	THRESHOLD						
Overvoltage	$V_{IN} > V_{OV}$	$t_{\rm OVD}$	CC high	$V_{IN} < V_{CE}$ , or						
				$V_{IS} \le -2mV$						
Undervoltage	$V_{IN} < V_{UV}$	$t_{\rm UVD}$	$\overline{CC}$ , $\overline{DC}$ high,	$V_{PLS} > V_{DD}^{(1)}$						
			Sleep Mode	(charger connected)						
Overcurrent, Charge	$V_{\rm IS} > V_{\rm OC}^{(2)}$	$t_{OCD}$	CC, DC high	$V_{PLS} < V_{DD} - V_{TP}$ (3)						
Overcurrent, Discharge	$V_{\rm IS} < -V_{\rm OC}^{(2)}$	$t_{OCD}$	<del>DC</del> high	$V_{PLS} > V_{DD} - V_{TP}$ (4)						
Short Circuit	$V_{SNS} > V_{SC}$	$t_{SCD}$	DC high	$V_{PLS} > V_{DD} - V_{TP}^{(4)}$						

 $V_{IS} = V_{IS1}$  -  $V_{IS2}$ . Logic high =  $V_{PLS}$  for  $\overline{CC}$  and  $V_{DD}$  for  $\overline{DC}$ . All voltages are with respect to  $V_{SS}$ .  $I_{SNS}$  references current delivered from pin SNS.

- 1) If  $V_{DD} \le 2.2V$ , release is delayed until the recovery charge current ( $I_{RC}$ ) passed from PLS to  $V_{DD}$  charges the battery and allows  $V_{DD}$  to exceed 2.2V.
- 2) For the internal sense resistor configuration, the overcurrent thresholds are expressed in terms of current:  $I_{SNS} > I_{OC}$  for charge direction and  $I_{SNS} < -I_{OC}$  for discharge direction
- 3) With test current  $I_{TST}$  flowing from PLS to  $V_{SS}$  (pulldown on PLS)
- 4) With test current I<sub>TST</sub> flowing from V<sub>DD</sub> to PLS (pullup on PLS)

**Overvoltage.** If the cell voltage on  $V_{IN}$  exceeds the overvoltage threshold,  $V_{OV}$ , for a period longer than overvoltage delay,  $t_{OVD}$ , the DS2761 shuts off the external charge FET and sets the OV flag in the protection register. When the cell voltage falls below charge enable threshold  $V_{CE}$ , the DS2761 turns the

charge FET back on (unless another protection condition prevents it). Discharging remains enabled during overvoltage, and the DS2761 re-enables the charge FET before  $V_{\rm IN} < V_{\rm CE}$  if a discharge current of -80mA ( $V_{\rm IS} \le$  -2mV) or less is detected.

**Undervoltage.** If the voltage of the cell drops below undervoltage threshold  $V_{UV}$  for a period longer than undervoltage delay  $t_{UVD}$ , the DS2761 shuts off the charge and discharge FETs, sets the UV flag in the protection register, and enters sleep mode. The DS2761 provides a current-limited recovery charge path from PLS to  $V_{DD}$  to gently charge severely depleted cells during sleep mode.

Overcurrent, Charge Direction. The voltage difference between the IS1 pin and the IS2 pin ( $V_{IS} = V_{IS1} - V_{IS2}$ ) is the filtered voltage drop across the current-sense resistor. If  $V_{IS}$  exceeds overcurrent threshold  $V_{OC}$  for a period longer than overcurrent delay  $t_{OCD}$ , the DS2761 shuts off both external FETs and sets the COC flag in the protection register. The charge current path is not re-established until the voltage on the PLS pin drops below  $V_{DD}$  -  $V_{TP}$ . The DS2761 provides a test current of value  $I_{TST}$  from PLS to  $V_{SS}$  to pull PLS down in order to detect the removal of the offending charge current source.

Overcurrent, Discharge Direction. If  $V_{IS}$  is less than  $-V_{OC}$  for a period longer than  $t_{OCD}$ , the DS2761 shuts off the external discharge FET and sets the DOC flag in the protection register. The discharge current path is not re-established until the voltage on PLS rises above  $V_{DD}$  -  $V_{TP}$ . The DS2761 provides a test current of value  $I_{TST}$  from  $V_{DD}$  to PLS to pull PLS up in order to detect the removal of the offending low-impedance load.

**Short Circuit.** If the voltage on the SNS pin with respect to  $V_{SS}$  exceeds short-circuit threshold  $V_{SC}$  for a period longer than short-circuit delay  $t_{SCD}$ , the DS2761 shuts off the external discharge FET and sets the DOC flag in the protection register. The discharge current path is not re-established until the voltage on PLS rises above  $V_{DD}$  -  $V_{TP}$ . The DS2761 provides a test current of value  $I_{TST}$  from  $V_{DD}$  to PLS to pull PLS up in order to detect the removal of the short circuit.




Figure 3. Li+ PROTECTION CIRCUITRY EXAMPLE WAVEFORMS

(1) To allow the device to react quickly to short circuits, detection occurs on the SNS pin rather than on the filtered IS1 and IS2 pins. The actual short-circuit detect condition is  $V_{SNS} > V_{SC}$ .

**Summary.** All of the protection conditions described above are OR'ed together to affect the  $\overline{CC}$  and  $\overline{DC}$  outputs.

DC = (Undervoltage) or (Overcurrent, Either Direction) or (Short Circuit) or (Protection Register Bit DE = 0) or (Sleep Mode)

 $\overline{\text{CC}}$  = (Overvoltage) or (Undervoltage) or (Overcurrent, Charge Direction) or (Protection Register bit CE = 0) or (Sleep Mode)

#### **CURRENT MEASUREMENT**


In the active mode of operation, the DS2761 continually measures the current flow into and out of the battery by measuring the voltage drop across a current-sense resistor. The DS2761 is available in two configurations: 1) internal  $25m\Omega$  current-sense resistor, and 2) external user-selectable sense resistor. In either configuration, the DS2761 considers the voltage difference between pins IS1 and IS2 ( $V_{IS} = V_{IS1} - V_{IS2}$ ) to be the filtered voltage drop across the sense resistor. A positive  $V_{IS}$  value indicates current is flowing into the battery (charging), while a negative  $V_{IS}$  value indicates current is flowing out of the battery (discharging).

 $V_{IS}$  is measured with a signed resolution of 12-bits. The current register is updated in two's-complement format every 88ms (128/fsample) with an average of 128 readings. Currents outside the range of the register are reported at the limit of the range. The format of the current register is shown in Figure 4.

For the internal sense resistor configuration, the DS2761 maintains the current register in units of amps, with a resolution of 0.625 mA and full-scale range of no less than  $\pm 1.9 \text{A}$  (see *Note 7* on  $I_{FS}$  spec for more details). The DS2761 automatically compensates for internal sense resistor process variations and temperature effects when reporting current.

For the external sense resistor configuration, the DS2761 writes the measured  $V_{IS}$  voltage to the current register, with a resolution of  $15.625\mu V$  and a full-scale range of  $\pm 64 mV$ .

Figure 4. CURRENT REGISTER FORMAT



Units: 0.625mA for Internal Sense Resistor  $15.625\mu V$  for External Sense Resistor


#### **CURRENT ACCUMULATOR**

The current accumulator facilitates remaining capacity estimation by tracking the net current flow into and out of the battery. Current flow into the battery increments the current accumulator while current flow out of the battery decrements it. Data is maintained in the current accumulator in two's-complement format. The format of the current accumulator is shown in Figure 5.

When the internal sense resistor is used, the DS2761 maintains the current accumulator in units of amphours, with a resolution of 0.25mAhrs and full-scale range of  $\pm 8.2$ Ahrs. When using an external sense resistor, the DS2761 maintains the current accumulator in units of volt-hours, with a resolution of 6.25 $\mu$ Vhrs and a full scale range of  $\pm 205$ mVhrs.

The current accumulator is a read/write register that can be altered by the host system as needed.


Figure 5. CURRENT ACCUMULATOR FORMAT



Current measurement and current accumulation are both internally compensated for offset on a continual basis minimizing error resulting from variations in device temperature and voltage. Additionally, a constant bias can be utilized to alter any other sources of offset. This bias resides in EEPROM address 33h in two's-complement format and is subtracted from each current measurement. The current offset bias is applied to both the internal and external sense resistor configurations. The factory default for the current offset bias is a value of 0.

## Figure 6. CURRENT OFFSET BIAS


**CURRENT OFFSET COMPENSATION** 



#### VOLTAGE MEASUREMENT

The DS2761 continually measures the voltage between pins  $V_{IN}$  and  $V_{SS}$  over a range of 0 to 4.75V. The voltage register is updated in two's-complement format every 3.4ms with a resolution of 4.88mV. Voltages above the maximum register value are reported as the maximum value. The voltage register format is shown in Figure 7.


Figure 7. VOLTAGE REGISTER FORMAT



#### TEMPERATURE MEASUREMENT

The DS2761 uses an integrated temperature sensor to continually measure battery temperature. Temperature measurements are placed in the temperature register every 220ms in two's-complement format with a resolution of 0.125°C over a range of  $\pm 127$ °C. The temperature register format is shown in Figure 8.

Figure 8. TEMPERATURE REGISTER FORMAT



#### PROGRAMMABLE I/O

To use the PIO pin as an output, write the desired output value to the PIO bit in the special feature register. Writing a 0 to the PIO bit enables the PIO output driver, pulling the PIO pin to  $V_{SS}$ . Writing a 1 to the PIO bit disables the output driver, allowing the PIO pin to be pulled high or used as an input. To sense the value on the PIO pin, read the PIO bit. The DS2761 turns off the PIO output driver and sets the PIO bit high when in sleep mode or when DQ is low for more than 2s, regardless of the state of the PMOD bit.

#### POWER SWITCH INPUT

The DS2761 provides a power control function that uses the discharge protection FET to gate battery power to the system. The  $\overline{PS}$  pin, internally pulled to  $V_{DD}$  through a 1 $\mu$ A current source, is continuously monitored for a low-impedance connection to  $V_{SS}$ . If the DS2761 is in sleep mode, the detection of a low on the  $\overline{PS}$  pin causes the device to transition into active mode, turning on the discharge FET. If the DS2761 is already in active mode, activity on  $\overline{PS}$  has no effect other than the latching of its logic low level in the  $\overline{PS}$  bit in the special feature register. The reading of a 0 in the  $\overline{PS}$  bit should be immediately followed by writing a 1 to the  $\overline{PS}$  bit to ensure that a subsequent low forced on the  $\overline{PS}$  pin is latched into the  $\overline{PS}$  bit.

#### **MEMORY**

The DS2761 has a 256-byte linear address space with registers for instrumentation, status, and control in the lower 32 bytes, with lockable EEPROM and SRAM memory occupying portions of the remaining address space. All EEPROM and SRAM memory is general purpose except addresses 30h, 31h, and 33h, which should be written with the default values for the protection register, status register, and current offset register, respectively. When the MSB of any two-byte register is read, both the MSB and LSB are latched and held for the duration of the read data command to prevent updates during the read and ensure synchronization between the two register bytes. For consistent results, always read the MSB and the LSB of a two-byte register during the same read data command sequence.

EEPROM memory is shadowed by RAM to eliminate programming delays between writes and to allow the data to be verified by the host system before being copied to EEPROM. All reads and writes to/from EEPROM memory actually access the shadow RAM. In unlocked EEPROM blocks, the write data command updates shadow RAM. In locked EEPROM blocks, the write data command is ignored. The copy data command copies the contents of shadow RAM to EEPROM in an unlocked block of EEPROM but has no effect on locked blocks. The recall data command copies the contents of a block of EEPROM to shadow RAM regardless of whether the block is locked or not.

**Table 3. MEMORY MAP** 

ADDRESS (HEX)	DESCRIPTION	READ/WRITE
00	Protection Register	R/W
01	Status Register	R
02–06	Reserved	
07	EEPROM Register	R/W
08	Special Feature Register	R/W
09-0B	Reserved	
0C	Voltage Register MSB	R
0D	Voltage Register LSB	R
0E	Current Register MSB	R
0F	Current Register LSB	R
10	Accumulated Current Register MSB	R/W
11	Accumulated Current Register LSB	R/W
12–17	Reserved	
18	Temperature Register MSB	R
19	Temperature Register LSB	R
1A-1F	Reserved	
20–2F	EEPROM, block 0	R/W*
30–3F	EEPROM, block 1	R/W*
40–7F	Reserved	
80–8F	SRAM	R/W
90–FF	Reserved	

<sup>\*</sup> Each EEPROM block is read/write until locked by the LOCK command, after which it is read-only.

#### PROTECTION REGISTER

The protection register consists of flags that indicate protection circuit status and switches that give conditional control over the charging and discharging paths. Bits OV, UV, COC, and DOC are set when corresponding protection conditions occur and remain set until cleared by the host system. The default values of the CE and DE bits of the protection register are stored in lockable EEPROM in the corresponding bits in address 30h. A recall data command for EEPROM block 1 recalls the default values into CE and DE. The format of the protection register is shown in Figure 9. The function of each bit is described in detail in the following paragraphs.

### Figure 9. PROTECTION REGISTER FORMAT

Α	dd	ress	0	n

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OV	UV	COC	DOC	CC	DC	CE	DE

**OV**—Overvoltage Flag. When set to 1, this bit indicates the battery pack has experienced an overvoltage condition. This bit must be reset by the host system.

**UV**—Undervoltage Flag. When set to 1, this bit indicates the battery pack has experienced an undervoltage condition. This bit must be reset by the host system.

**COC**—Charge Overcurrent Flag. When set to 1, this bit indicates the battery pack has experienced a charge-direction overcurrent condition. This bit must be reset by the host system.

**DOC**—Discharge Overcurrent Flag. When set to 1, this bit indicates the battery pack has experienced a discharge-direction overcurrent condition. This bit must be reset by the host system.

 $\overline{CC}$  —  $\overline{CC}$  Pin Mirror. This read-only bit mirrors the state of the  $\overline{CC}$  output pin.

 $\overline{\mathbf{DC}}$  —  $\overline{\mathbf{DC}}$  Pin Mirror. This read-only bit mirrors the state of the  $\overline{\mathbf{DC}}$  output pin.

CE—Charge Enable. Writing a 0 to this bit disables charging (CC output high, external charge FET off) regardless of cell or pack conditions. Writing a 1 to this bit enables charging, subject to override by the presence of any protection conditions. The DS2761 automatically sets this bit to 1 when it transitions from sleep mode to active mode.

**DE**—Discharge Enable. Writing a 0 to this bit disables discharging (DC output high, external discharge FET off) regardless of cell or pack conditions. Writing a 1 to this bit enables discharging, subject to override by the presence of any protection conditions. The DS2761 automatically sets this bit to 1 when it transitions from sleep mode to active mode.

### STATUS REGISTER

The default values for the status register bits are stored in lockable EEPROM in the corresponding bits of address 31h. A recall data command for EEPROM block 1 recalls the default values into the status register bits. The format of the status register is shown in Figure 10. The function of each bit is described in detail in the following paragraphs.

# Figure 10. STATUS REGISTER FORMAT

#### Address 01

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Χ	Х	PMOD	RNAOP	SWEN	X	X	Х

**PMOD**—Sleep Mode Enable. A value of 1 in this bit enables the DS2761 to enter sleep mode when the DQ line goes low for greater than 2s and to leave sleep mode when the DQ line goes high. A value of 0 disables DQ-related transitions into and out of sleep mode. This bit is read-only. The desired default value should be set in bit 5 of address 31h. The factory default is 0.

**RNAOP**—Read Net Address Opcode. A value of 0 in this bit sets the opcode for the read net address command to 33h, while a 1 sets the opcode to 39h. This bit is read-only. The desired default value should be set in bit 4 of address 31h. The factory default is 0.

**SWEN**—SWAP Command Enable. A value of 1 in this bit location enables the recognition of a SWAP command. If set to 0, SWAP commands are ignored. The desired default value should be set in bit 3 of address 31h. This bit is read-only. The factory default is 0.

**X**—Reserved Bits.

#### **EEPROM REGISTER**

The format of the EEPROM register is shown in Figure 11. The function of each bit is described in detail in the following paragraphs.

# Figure 11. EEPROM REGISTER FORMAT

#### Address 07

_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	EEC	LOCK	X	X	Х	Х	BL1	BL0

**EEC**—EEPROM Copy Flag. A 1 in this read-only bit indicates that a copy data command is in progress. While this bit is high, writes to EEPROM addresses are ignored. A 0 in this bit indicates that data may be written to unlocked EEPROM blocks.

**LOCK**—EEPROM Lock Enable. When this bit is 0, the lock command is ignored. Writing a 1 to this bit enables the lock command. After the lock command is executed, the LOCK bit is reset to 0. The factory default is 0.

**BL1**—EEPROM Block 1 Lock Flag. A 1 in this read-only bit indicates that EEPROM block 1 (addresses 30 to 3F) is locked (read-only) while a 0 indicates block 1 is unlocked (read/write).

**BL0**—EEPROM Block 0 Lock Flag. A 1 in this read-only bit indicates that EEPROM block 0 (addresses 20 to 2F) is locked (read-only) while a 0 indicates block 0 is unlocked (read/write).

X—Reserved Bits.

#### SPECIAL FEATURE REGISTER

The format of the special feature register is shown in Figure 12. The function of each bit is described in detail in the following paragraphs.

### Figure 12. SPECIAL FEATURE REGISTER FORMAT

#### Address 08

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PS	PIO	MSTR	Χ	Х	Χ	Χ	X

 $\overline{PS}$  Pin Latch. This bit latches a low state on the  $\overline{PS}$  pin, and is cleared only by writing a 1 to this location. Writing this bit to a 1 immediately upon reading of a 0 value is recommended.

**PIO**—PIO Pin Sense and Control. See the *Programmable I/O* section for details on this read/write bit.

MSTR—SWAP Master Status Bit. This bit indicates whether a device has been selected through the SWAP command. Selection of this device through the SWAP command and the appropriate net address results in setting this bit, indicating that this device is the master. A 0 signifies that this device is not the master.

X—Reserved Bits.

#### 1-WIRE BUS SYSTEM

The 1-Wire bus is a system that has a single bus master and one or more slaves. A multidrop bus is a 1-Wire bus with multiple slaves. A single-drop bus has only one slave device. In all instances, the DS2761 is a slave device. The bus master is typically a microprocessor in the host system. The discussion of this bus system consists of four topics: 64-bit net address, hardware configuration, transaction sequence, and 1-Wire signaling.

#### **64-BIT NET ADDRESS**

Each DS2761 has a unique, factory-programmed 1-Wire net address that is 64 bits in length. The first eight bits are the 1-Wire family code (30h for DS2761). The next 48 bits are a unique serial number. The last eight bits are a cyclic redundancy check (CRC) of the first 56 bits (see Figure 13). The 64-bit net address and the 1-Wire I/O circuitry built into the device enable the DS2761 to communicate through the 1-Wire protocol detailed in the *1-Wire Bus System* section of this data sheet.

Figure 13. 1-WIRE NET ADDRESS FORMAT

8-BIT CRC	48-BIT SERIAL NUMBER	8-BIT FAMILY	
		CODE (30H)	
MSb		LSb	

#### CRC GENERATION


The DS2761 has an 8-bit CRC stored in the most significant byte of its 1-Wire net address. To ensure error-free transmission of the address, the host system can compute a CRC value from the first 56 bits of the address and compare it to the CRC from the DS2761. The host system is responsible for verifying the CRC value and taking action as a result. The DS2761 does not compare CRC values and does not prevent

a command sequence from proceeding as a result of a CRC mismatch. Proper use of the CRC can result in a communication channel with a very high level of integrity.

The CRC can be generated by the host using a circuit consisting of a shift register and XOR gates as shown in Figure 10, or it can be generated in software. Additional information about the Dallas 1-Wire CRC is available in Application Note 27, *Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products*. (This application not can be found on the Maxim/Dallas Semiconductor website at www.maxim-ic.com).

In the circuit in Figure 14, the shift register bits are initialized to 0. Then, starting with the least significant bit of the family code, one bit at a time is shifted in. After the 8th bit of the family code has been entered, then the serial number is entered. After the 48th bit of the serial number has been entered, the shift register contains the CRC value.

Figure 14. 1-WIRE CRC GENERATION BLOCK DIAGRAM




#### HARDWARE CONFIGURATION

Because the 1-Wire bus has only a single line, it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must connect to the bus with open-drain or tri-state output drivers. The DS2761 used an open-drain output driver as part of the bidirectional interface circuitry shown in Figure 15. If a bidirectional pin is not available on the bus master, separate output and input pins can be connected together.

The 1-Wire bus must have a pullup resistor at the bus-master end of the bus. For short line lengths, the value of this resistor should be approximately  $5k\Omega$ . The idle state for the 1-Wire bus is high. If, for any reason, a bus transaction must be suspended, the bus must be left in the idle state in order to properly resume the transaction later. If the bus is left low for more than  $120\mu s$ , slave devices on the bus begin to interpret the low period as a reset pulse, effectively terminating the transaction.

Figure 15. 1-WIRE BUS INTERFACE CIRCUITRY



### TRANSACTION SEQUENCE

The protocol for accessing the DS2761 through the 1-Wire port is as follows:

- Initialization
- Net Address Command
- Function Command
- Transaction/Data

The sections that follow describe each of these steps in detail.

All transactions of the 1-Wire bus begin with an initialization sequence consisting of a reset pulse transmitted by the bus master followed by a presence pulse simultaneously transmitted by the DS2761 and any other slaves on the bus. The presence pulse tells the bus master that one or more devices are on the bus and ready to operate. For more details, see the *1-Wire Signaling* section.

#### **NET ADDRESS COMMANDS**

Once the bus master has detected the presence of one or more slaves, it can issue one of the net address commands described in the following paragraphs. The name of each ROM command is followed by the 8-bit opcode for that command in square brackets. Figure 16 presents a transaction flowchart of the net address commands.

**Read Net Address [33h or 39h].** This command allows the bus master to read the DS2761's 1-Wire net address. This command can only be used if there is a single slave on the bus. If more than one slave is present, a data collision occurs when all slaves try to transmit at the same time (open drain produces a wired-AND result). The RNAOP bit in the status register selects the opcode for this command, with RNAOP = 0 indicating 33h, and RNAOP = 1 indicating 39h.

**Match Net Address [55h].** This command allows the bus master to specifically address one DS2761 on the 1-Wire bus. Only the addressed DS2761 responds to any subsequent function command. All other slave devices ignore the function command and wait for a reset pulse. This command can be used with one or more slave devices on the bus.

**Skip Net Address [CCh].** This command saves time when there is only one DS2761 on the bus by allowing the bus master to issue a function command without specifying the address of the slave. If more than one slave device is present on the bus, a subsequent function command can cause a data collision when all slaves transmit data at the same time.

**Search Net Address [F0h].** This command allows the bus master to use a process of elimination to identify the 1-Wire net addresses of all slave devices on the bus. The search process involves the repetition of a simple three-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple three-step routine on each bit location of the net address. After one complete pass through all 64 bits, the bus master knows the address of one device. The remaining devices can then be identified on additional iterations of the process. See Chapter 5 of the *Book of DS19xx iButton Standards* for a comprehensive discussion of a net address search, including an actual example. (This publication can be found on the Maxim/Dallas Semiconductor website at www.maximic.com).

**SWAP [AAh].** SWAP is a ROM level command specifically intended to aid in distributed multiplexing applications and is described specifically with regards to power control using the 27xx series of products. The term power control refers to the ability of the DS2761 to control the flow of power into or out the battery pack using control pins  $\overline{DC}$  and  $\overline{CC}$ . The SWAP command is issued followed by the net address. The effect is to cause the addressed device to enable power to or from the system while simultaneously (break-before-make) deselecting and powering down (SLEEP) all other packs. This switching sequence is controlled by a timing pulse issued on the DQ line following the net address. The falling edge of the pulse is used to disable power with the rising edge enabling power flow by the selected device. The DS2761 recognizes a SWAP command, device address, and timing pulse only if the SWEN bit is set.

#### **FUNCTION COMMANDS**

After successfully completing one of the net address commands, the bus master can access the features of the DS2761 with any of the function commands described in the following paragraphs and summarized in Table 4. The name of each function is followed by the 8-bit opcode for that command in square brackets.

**Read Data [69h, XX].** This command reads data from the DS2761 starting at memory address XX. The LSb of the data in address XX is available to be read immediately after the MSb of the address has been entered. Because the address is automatically incremented after the MSb of each byte is received, the LSb of the data at address XX + 1 is available to be read immediately after the MSb of the data at address XX. If the bus master continues to read beyond address FFh, the DS2761 outputs logic 1 until a reset pulse occurs. Addresses labeled "Reserved" in the memory map contain undefined data. The read data command can be terminated by the bus master with a reset pulse at any bit boundary.

Write Data [6Ch, XX]. This command writes data to the DS2761 starting at memory address XX. The LSb of the data to be stored at address XX can be written immediately after the MSb of address has been entered. Because the address is automatically incremented after the MSb of each byte is written, the LSb to be stored at address XX + 1 can be written immediately after the MSb to be stored at address XX. If the bus master continues to write beyond address FFh, the DS2761 ignores the data. Writes to read-only addresses, reserved addresses and locked EEPROM blocks are ignored. Incomplete bytes are not written. Writes to unlocked EEPROM blocks are to shadow RAM rather than EEPROM. See the *Memory* section for more details.

**Copy Data [48h, XX].** This command copies the contents of shadow RAM to EEPROM for the 16-byte EEPROM block containing address XX. Copy data commands that address locked blocks are ignored. While the copy data command is executing, the EEC bit in the EEPROM register is set to 1 and writes to EEPROM addresses are ignored. Reads and writes to non-EEPROM addresses can still occur while the copy is in progress. The copy data command execution time, t<sub>EEC</sub>, is 2ms typical and starts after the last address bit is transmitted.


**Recall Data [B8h, XX].** This command recalls the contents of the 16-byte EEPROM block containing address XX to shadow RAM.

**Lock [6Ah, XX].** This command locks (write-protects) the 16-byte block of EEPROM memory containing memory address XX. The LOCK bit in the EEPROM register must be set to 1 before the lock command is executed. If the LOCK bit is 0, the lock command has no effect. The lock command is permanent; a locked block can never be written again.

# **Table 4. FUNCTION COMMANDS**

COMMAND	DESCRIPTION	COMMAND PROTOCOL	BUS STATE AFTER COMMAND PROTOCOL	BUS DATA
Read Data	Reads data from memory starting at address XX	69h, XX	Master Rx	Up to 256 bytes of data
Write Data	Writes data to memory starting at address XX	6Ch, XX	Master Tx	Up to 256 bytes of data
Copy Data	Copies shadow RAM data to EEPROM block containing address XX	48h, XX	Bus idle	None
Recall Data	Recalls EEPROM block containing address XX to shadow RAM	B8h, XX	Bus idle	None
Lock	Permanently locks the block of EEPROM containing address XX	6Ah, XX	Bus idle	None

Figure 16. NET ADDRESS COMMAND FLOW CHART




#### I/O SIGNALING

The 1-Wire bus requires strict signaling protocols to insure data integrity. The four protocols used by the DS2761 are as follows: the initialization sequence (reset pulse followed by presence pulse), write 1, and read data. All of these types of signaling except the presence pulse are initiated by the bus master.

The initialization sequence required to begin any communication with the DS2761 is shown in Figure 17. A presence pulse following a reset pulse indicates that the DS2761 is ready to accept a net address command. The bus master transmits (Tx) a reset pulse for  $t_{RSTL}$ . The bus master then releases the line and goes into receive mode (Rx). The 1-Wire bus line is then pulled high by the pullup resistor. After detecting the rising edge on the DQ pin, the DS2761 waits for  $t_{PDH}$  and then transmits the presence pulse for  $t_{PDL}$ .

Figure 17. 1-WIRE INITIALIZATION SEQUENCE



#### WRITE-TIME SLOTS

A write-time slot is initiated when the bus master pulls the 1-Wire bus from a logic-high (inactive) level to a logic-low level. There are two types of write-time slots: write 1 and write 0. All write-time slots must be  $t_{\rm SLOT}$  (60µs to 120µs) in duration with a 1µs minimum recovery time,  $t_{\rm REC}$ , between cycles. The DS2761 samples the 1-Wire bus line between 15µs and 60µs after the line falls. If the line is high when sampled, a write 1 occurs. If the line is low when sampled, a write 0 occurs (see Figure 18). For the bus master to generate a write 1 time slot, the bus line must be pulled low and then released, allowing the line to be pulled high within 15µs after the start of the write time slot. For the host to generate a write 0 time slot, the bus line must be pulled low and held low for the duration of the write-time slot.

#### READ-TIME SLOTS

A read-time slot is initiated when the bus master pulls the 1-Wire bus line from a logic-high level to a logic-low level. The bus master must keep the bus line low for at least  $1\mu$ s and then release it to allow the DS2761 to present valid data. The bus master can then sample the data  $t_{RDV}$  ( $15\mu$ s) from the start of the read-time slot. By the end of the read-time slot, the DS2761 releases the bus line and allows it to be pulled high by the external pullup resistor. All read-time slots must be  $t_{SLOT}$  ( $60\mu$ s to  $120\mu$ s) in duration with a  $1\mu$ s minimum recovery time,  $t_{REC}$ , between cycles. See Figure 18 for more information.

Figure 18. 1-WIRE WRITE- AND READ-TIME SLOTS





Figure 19. SWAP COMMAND TIMING



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on PLS and CC Pin, Relative to  $V_{SS}$ -0.3V to +18VVoltage on PIO Pin, Relative to V<sub>SS</sub> -0.3V to +12VVoltage on VIN and  $\overline{PS}$ , Relative to  $V_{SS}$ -0.3V to  $V_{DD} + 0.3$ Voltage on any Other Pin, Relative to  $V_{SS}$ -0.3V to +6VContinuous Internal Sense Resistor Current  $\pm 2.5 A$ Pulsed Internal Sense Resistor Current  $\pm 50$ A for  $< 100 \mu s/sec$ ,  $< 1000 \mu s/sec$ Operating Temperature Range -40°C to +85°C Storage Temperature Range -55°C to +125°C Soldering Temperature See IPC/JEDECJ-STD-020A

# RECOMMENDED DC

DQ Low to Sleep time

 $t_{\rm SLEEP}$ 

### **OPERATING CONDITIONS**

 $(-20^{\circ}\text{C to } +70^{\circ}\text{C}, \ 2.5\text{V} \le \text{V}_{DD} \le 5.5\text{V})$ 

S

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	$V_{ m DD}$		2.5		5.5	V	1
Data Pin	DQ		-0.3		+5.5	V	1

#### $(-20^{\circ}\text{C to } +70^{\circ}\text{C}, \ 2.5\text{V} \le \text{V}_{DD} \le 5.5\text{V})$ DC ELECTRICAL CHARACTERISTICS SYMBOL UNITS **NOTES** PARAMETER **CONDITIONS** MIN TYP MAX $\overline{\mathrm{DQ}} = \mathrm{V}_{\mathrm{DD}},$ Active Current I<sub>ACTIVE</sub> 60 90 μA norm. operation Sleep Mode Current 2 DO = 0V1 ISLEEP μA no activity, PS floating Input Logic High: $V_{IH}$ 1.5 V 1 DQ, PIO V $V_{IH}$ 1 Input Logic High: PS $V_{ m DD}$ -0.2V V Input Logic Low: $V_{IL}$ 0.4 1 DO, PIO $V_{\rm IL}$ 0.2 V 1 Input Logic Low: PS $I_{OH} = -0.1 \text{mA}$ Output Logic High: $V_{OH}$ $V_{PLS}$ -1 0.4V $\overline{CC}$ Output Logic High: V $V_{OH}$ $I_{OH} = -0.1 \text{mA}$ $V_{ m DD}$ -1 0.4VDC Output Logic Low: $I_{OL} = 0.1 \text{mA}$ V $V_{OL}$ 0.4 1 $\overline{CC}$ . $\overline{DC}$ Output Logic Low: $V_{OL}$ $I_{OL} = 4mA$ 0.4 1 DQ, PIO DQ Pulldown Current 1 $I_{PD}$ μA Input Resistance: V<sub>IN</sub> $R_{IN}$ 5 $M\Omega$ Internal Current-Sense $R_{SNS}$ +25°C 20 25 30 $m\Omega$ Resistor

2.1

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

# **ELECTRICAL CHARACTERISTICS:**

**PROTECTION CIRCUITRY** (0°C to +50°C,  $2.5V \le V_{DD} \le 5.5V$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Overvoltage Detect	V <sub>OV</sub>	4.325	4.350	4.375	V	1, 2
		4.250	4.275	4.300		
Charge Enable	$V_{CE}$	4.10	4.15	4.20	V	1
Undervoltage Detect	$V_{\mathrm{UV}}$	2.5	2.6	2.7	V	1
Overcurrent Detect	I <sub>OC</sub>	1.8	1.9	2.0	A	3
Overcurrent Detect	V <sub>OC</sub>	45	47.5	50	mV	1, 4
Short-Circuit Detect	$I_{SC}$	5.0	8.0	11	A	3
Short-Circuit Detect	$ m V_{SC}$	150	200	250	mV	1
Overvoltage Delay	$t_{OVD}$	0.8	1	1.2	sec	
Undervoltage Delay	$t_{ m UVD}$	90	100	110	ms	
Overcurrent Delay	$t_{OCD}$	5	10	20	ms	
Short-Circuit Delay	$t_{ m SCD}$	80	100	120	μS	
Test Threshold	$V_{TP}$	0.5	1.0	1.5	V	
Test Current	$I_{TST}$	10	20	40	μΑ	
Recovery Charge Current	$I_{RC}$	0.5	1	2	mA	13

# **ELECTRICAL CHARACTERISTICS:**

**TEMPERATURE, VOLTAGE, CURRENT** (-20°C to +50°C,  $2.5V \le V_{DD} \le 5.5V$ )

· = · · · · · · · · · · · · · · · · · ·			(20 0 10 100 0; 2:01 = 100 = 0:01)				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Temperature Resolution	$T_{LSB}$		0.125		°C		
Temperature Full-Scale	$T_{FS}$	127			°C		
Magnitude							
Temperature Error	$T_{ERR}$			±3	°C	5	
Voltage Resolution	$V_{LSB}$		4.88		mV		
Voltage Full-Scale	$V_{\mathrm{FS}}$	4.75			V		
Magnitude							
Voltage Offset Error	$V_{OERR}$			1	LSB	6	
Voltage Gain Error	$V_{ m GERR}$			5	%		
Current Resolution	$I_{LSB}$		0.625		mA	3	
			15.625		μV	4	
Current Full-Scale	$I_{FS}$	1.9	2.56		A	3, 4	
Magnitude			64		mV	7	
Current Offset Error	$I_{OERR}$			1	LSB	8	
Current Gain Error	$I_{GERR}$			3	%	3, 9	
				1		4	
Accumulated Current	$q_{CA}$		0.25		mAhr	3	
Resolution			6.25		μVhr	4	
Current Sampling	$f_{SAMP}$		1456		Hz		
Frequency							
Internal Timebase Accuracy	$t_{\rm ERR}$		±1	±3	%	10	

### **ELECTRICAL CHARACTERISTICS:**

# **1-WIRE INTERFACE** (-20°C to +70°C, $2.5V \le V_{DD} \le 5.5V$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Time Slot	$t_{ m SLOT}$	60		120	μs	
Recovery Time	$t_{ m REC}$	1			μs	
Write 0 Low Time	$t_{ m LOW0}$	60		120	μs	
Write 1 Low Time	$t_{ m LOW1}$	1		15	μs	
Read Data Valid	$t_{ m RDV}$			15	μs	
Reset Time High	$t_{ m RSTH}$	480			μs	
Reset Time Low	$t_{ m RSTL}$	480		960	μs	
Presence Detect High	$t_{\mathrm{PDH}}$	15		60	μs	
Presence Detect Low	$t_{ m PDL}$	60		240	μs	
SWAP Timing Pulse Width	$t_{ m SWL}$	0.2		120	μs	
SWAP Timing Pulse Falling	$t_{ m SWOFF}$	0		1	μs	12
Edge to $\overline{DC}$ Release						
SWAP Timing Pulse Rising Edge	$t_{SWON}$	0		1	μs	12
to $\overline{DC}$ Engage						
DQ Capacitance	$C_{DQ}$			60	pF	_

### **EEPROM RELIABILITY SPECIFICATION** (-20°C to +70°C, $2.5V \le V_{DD} \le 5.5V$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Copy to EEPROM Time	$t_{ m EEC}$		2	10	ms	
EEPROM Copy Endurance	N <sub>EEC</sub>	25000			cycles	11

#### NOTES

- 1) All voltages are referenced to  $V_{SS}$ .
- 2) See the *Ordering Information* section to determine the corresponding part number for each V<sub>OV</sub> value.
- 3) Internal current-sense resistor configuration.
- 4) External current-sense resistor configuration.
- 5) Self-heating due to output pin loading and sense resistor power dissipation can alter the reading from ambient conditions.
- 6) Voltage offset measurement is with respect to  $V_{OV}$  at +25°C.
- 7) The current register supports measurement magnitudes up to 2.56A using the internal sense resistor option and 64mV with the external resistor option. Compensation of the internal sense resistor value for process and temperature variation can reduce the maximum reportable magnitude to 1.9A.
- 8) Current offset error null to  $\pm 1$ LSB typically requires 3.5s in-system calibration by user.
- 9) Current gain error specification applies to gain error in converting the voltage difference at IS1 and IS2, and excludes any error remaining after the DS2761 compensates for the internal sense resistor's temperature coefficient of 3700ppm/°C to an accuracy of ±500ppm/°C. The DS2761 does not compensate for external sense resistor characteristics, and any error terms arising from the use of an external sense resistor should be taken into account when calculating total current measurement error.
- 10) Typical value for  $t_{ERR}$  is at 3.6V and +25°C.
- 11) Four year data retention at +70°C.
- 12) Typical load capacitance on DC and CC is 1000pF.
- 13) Test conditions are PLS = 4.1V,  $V_{DD}$  = 2.5V. Maximum current for conditions of PLS = 15V,  $V_{DD}$  = 0V is 10mA.