

1-то-1

2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

#### GENERAL DESCRIPTION




The ICS83021I is a 1-to-1 Differential-to-LVCMOS/LVTTL Translator and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS. The differential input is highly flexible and can accept the following

input types: LVPECL, LVDS, LVHSTL, SSTL, and HCSL. The small 8-lead SQIC footprint makes this device ideal for use in applications with limited board space.


#### **F**EATURES

- 1 LVCMOS / LVTTL output
- Differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Maximum output frequency: 350MHz (typical)
- Part-to-part skew: 500ps (maximum)
- Small 8 lead SOIC package saves board space
- Full 3.3V, 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Pin-to-pin compatible with MC100EPT21

### BLOCK DIAGRAM



### PIN ASSIGNMENT



ICS83021I

8-Lead SOIC
3.8mm x 4.8mm, x 1.47mm package body

M Package

Top View

1-то-1



#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 4, 6	nc	Unused		No connect.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
5	GND	Power		Power supply ground.
7	Q0	Output		Single clock output. LVCMOS / LVTTL interface levels.
8	V <sub>DD</sub>	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD</sub> = 3.6V		23		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
R <sub>OUT</sub>	Output Impedance		5	7	12	Ω



1-то-1

## 2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage,  $V_{DD}$  4.6V

Inputs,  $V_{ID}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{\rm O}$  -0.5V to  $V_{\rm DD}$  + 0.5V

Package Thermal Impedance, θ<sub>IA</sub> 112.7°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 0.3V$  or  $2.5V \pm 5\%$ ,  $TA = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	/ Desitive County Valtage		3.0	3.3	3.6	V
V <sub>DD</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				20	mA

#### Table 3BC. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 0.3V$ or $2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage: NOTE 1	$V_{DD} = 3.6V$	2.6			V
	Output High Voltage; NOTE 1	$V_{DD} = 2.625V$	1.8			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DD}/2$ . See Parameter Measurement Information, Output Load Test Circuit Diagrams.

**Table 3C. Differential DC Characteristics,**  $V_{DD} = 3.3V \pm 0.3V$  or  $2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{IN} = V_{DD} = 3.6V \text{ or } 2.625V$			5	μΑ
¹ıн	Imput High Current	CLK	$V_{IN} = V_{DD} = 3.6V \text{ or } 2.625V$			150	μΑ
	Input Low Current	nCLK	$V_{IN} = 0V, V_{DD} = 3.6V \text{ or } 2.625V$	-150			μΑ
I'IL		CLK	$V_{IN} = 0V, V_{DD} = 3.6V \text{ or } 2.625V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD}$  + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{\rm H}$ .

south the second second



### 2.5V 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

Table 4A. AC Characteristics,  $V_{DD} = 3.3V \pm 0.3V$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency			350		MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1	<i>f</i> ≤ 350MHz	1.7	2.0	2.3	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				500	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	0.8V to 2V	100	250	400	ps
odo	Output Duty Cycle	<i>f</i> ≤ 166MHz	45	50	55	%
odc	Output Duty Cycle	166MHz < <i>f</i> ≤ 350MHz	40	50	60	%

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the output at  $V_{DD}/2$ .

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>DD</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency			350		MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1	<i>f</i> ≤ 350MHz	1.9	2.2	2.5	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				500	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		550	ps
ada Outrout Duty Coala		<i>f</i> ≤ 250MHz	45	50	55	%
odc	Output Duty Cycle	250MHz < <i>f</i> ≤ 350MHz	40	50	60	%

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Measured from the differential input crossing point to the output at  $V_{DD}/2$ .

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>DD</sub>/2.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




1-то-1

## 2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR


### PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT







#### 2.5V OUTPUT LOAD AC TEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### PART-TO-PART SKEW



#### PROPAGATION DELAY



#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### 3.3V OUTPUT RISE/FALL TIME

2.5V OUTPUT RISE/FALL TIME




# 2.5V 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}=3.3$ V, V\_REF should be 1.25V and R2/R1 = 0.609.





### 2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

www.ioot.com/www.dusto/binouslocks.biml

DELL B. HINE OR COOL

1-то-1

## 2.5V 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

### **RELIABILITY INFORMATION**

## Table 5. $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead SOIC}$

### $\boldsymbol{\theta}_{_{\boldsymbol{J}\boldsymbol{A}}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for ICS83021I is: 416



# 2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

#### PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STIVIBOL	MINIMUM	MAXIMUM
N		8
Α	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



**1-**TO-**1** 

## 2.5V 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

#### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS83021AMI	83021AMI	8 lead SOIC	96 per tube	-40°C to 85°C
ICS83021AMIT	83021AMI	8 lead SOIC on Tape and Reel	2500	-40°C to 85°C

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.



1-то-1

# 2.5V, 3.3V DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR

REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date		
	T2	2	Pin Characteristics table - added 2.5V C <sub>PD</sub> .			
	T3B	3	Added 2.5V Power Supply table.			
	T3C	3	LVCMOS table - added 2.5V V <sub>OH</sub> .			
	T3D	3	Differential table - added 2.5V.			
В	T4B	4	Added 2.5V AC Characteristics table.	6/3/04		
		5	Added 2.5V Output Load AC Test Circuit Diagram and 2.5V Output Rise/Fall Time Diagrams.			
		6	Updated Figure 1.			
		7	Added Differential Clock Input Interface section.			
В		2	Pin Characteristics Table - changed C <sub>IN</sub> 4pF max. to 4pF typical.	6/30/04		
	T4A	4	3.3V AC Characteristics Table - changed odc Test Conditions.	0/30/04		