查询SN54ALS652 供应商

SN54ALS&52FSN54AES653, SN54AS651 SN54AS652 SN74ALS653, SN74ALS654, SN74AS651, SN74AS652

SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

DEVICE	A OUTPUT	B OUTPUT	LOGIC
SN74ALS651A, 'AS651	3 State	3 State	Inverting
SN54ALS652, SN74ALS652A, 'AS652	3 State	3 State	True
'ALS653	Open Collector	3 State	Inverting
SN74ALS654	Open Collector	3 State	True


description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select real-time or stored data transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high input level selects stored data. Figure 1

SN54ALS', SN54AS' ... JT PACKAGE SN74ALS', SN74AS' ... DW OR NT PACKAGE (TOP VIEW)



SN54ALS', SN54AS' . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

description (continued)

The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the recommended maximum I_{OL} for the -1 versions is increased to 48 mA. There are no -1 versions of the SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654.

The SN54ALS' and SN54AS' families are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS' and SN74AS' families are characterized for operation from 0°C to 70°C.

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996



Pin numbers are for the DW, JT, and NT packages.

Figure 1. Bus-Management Functions



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

FUNCTION TABLES

SN54ALS653, SN54AS651, SN74ALS651A, SN74ALS653, SN74AS651

		INPU ⁻	гs			DATA	A I/O†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	X	X	Input	Input	Store A and B data
Х	Н	1	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	\uparrow	X‡	X	Input	Output	Store A in both registers
L	Х	H or L	1	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	1	X	X [‡]	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	X	Input	Output	Stored \overline{A} data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.

SN54ALS652, SN54AS652.

SN34ALS652, SN34AS652, SN74ALS652A, SN74ALS654, SN74AS652

		INPU ⁻	rs			DATA	\ I/O†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	1	Χ	X	Input	Input	Store A and B data
Х	Н	↑	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	1	X‡	X	Input	Output	Store A in both registers
L	Х	H or L	1	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	X	X‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.




[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

[‡] Select control = L; clocks can occur simultaneously. Select control = H; clocks must be staggered to load both registers.

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

logic symbols†




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.




SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

logic diagrams (positive logic)



To Seven Other Channels



Pin numbers shown are for the DW, JT, and NT packages.



SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	
Input voltage, V _I : Control inputs	7 V
I/O ports	
Operating free-air temperature range, T _A : SN54ALS652	
SN74ALS651A, SN74ALS652A	0°C to 70°C
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN7	SN74ALS651A			
			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	V	
VIH	High-level input voltage		2			V	
V _{IL}	Low-level input voltage				0.8	V	
loh	High-level output current				-15	mA	
	Low-level output current				24	A	
lOL					48‡	mA	
fclock	Clock frequency		0		40	MHz	
	Pulse duration	CLKBA or CLKAB high	12.5			20	
t _W	ruise duration	CLKBA or CLKAB low	12.5			ns	
t _{su}	Setup time before CLKAB↑ or CLKBA↑	A or B	10			ns	
th	Hold time after CLKAB↑ or CLKBA↑	A or B	0			ns	
TA	Operating free-air temperature		0		70	°C	

 $[\]ddagger$ Applies only to the SN74ALS651A-1 and only if V_{CC} is maintained between 4.75 V and 5.25 V

recommended operating conditions

			SN	54ALS6	52	SN7	'4ALS65	2A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V_{IL}	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-12			-15	mA
	Law law law and a street assume at				12			24	A
lOL	Low-level output current							48‡	mA
fclock	Clock frequency		0		35	0		40	MHz
	Pulse duration	CLKBA or CLKAB high	14.5			12.5			
t _W	Pulse duration	CLKBA or CLKAB low	14.5			12.5			ns
t _{su}	Setup time before CLKAB↑ or CLKBA↑	A or B	15			10			ns
th	Hold time after CLKAB↑ or CLKBA↑	A or B	5			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

 $[\]ddagger$ Applies only to the SN74ALS652A-1 and only if V_{CC} is maintained between 4.75 V and 5.25 V



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST 00	NOITIONS	SN7	4ALS65	1A	LINIT	
	PARAMETER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	$I_{ } = -18 \text{ mA}$			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2				
Vон		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
		VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$	2				
V _{OL}		V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		
		VCC = 4.5 V	I _{OL} = 24 mA		0.35	0.5	V	
		$V_{CC} = 4.75 V,$	I _{OL} = 48 mA (-1 versions)		0.35	0.5		
1.	Control inputs	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1	mA	
l II	A or B ports	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	IIIA	
	Control inputs	V 55V	V. 07V			20	^	
Iн	A or B ports [‡]	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20	μΑ	
	Control inputs	V 55V	V 0.4V			-0.2		
IIL	A or B ports‡	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.2	mA	
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA	
			Outputs high		42	68	mA	
ICC		V _{CC} = 5.5 V	Outputs low		52	82		
			Outputs disabled		52	82		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	A D A METED	TECT	CONDITIONS	SN	54ALS6	52	SN7	4ALS65	2A	LINUT	
"	ARAMETER	1531	CONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_1 = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2				
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH			I _{OH} = -12 mA	2						V	
			I _{OH} = -15 mA				2				
		V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V	
		$V_{CC} = 4.75 \text{ V},$	I _{OL} = 48 mA (-1 versions)					0.35	0.5		
i.	Control inputs	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA	
H	A or B ports	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			0.1			0.1	IIIA	
Γ.	Control inputs	V 55V	V 07V			20			20	^	
ΉΗ	A or B ports‡	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
	Control inputs	.,				-0.2			-0.2		
l IIL	A or B ports‡	$V_{CC} = 5.5 \text{ V},$	$V_I = 0.4 V$			-0.2			-0.2	mA	
Io§	•	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
			Outputs high		47	76		47	76		
Icc		V _{CC} = 5.5 V	Outputs low		55	88		55	88	mA	
			Outputs disabled		55	88		55	88		

 $[\]dagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V _{CC} = 4.5 C _L = 50 pF R1 = 500 Ω R2 = 500 Ω T _A = MIN to	; ; o MAX† _S651A	UNIT
f			MIN 40	MAX	MHz
f _{max}				20	IVII IZ
^t PLH	CLKBA or CLKAB	A or B	8	32	ns
^t PHL			5	17	
tPLH tpl	A or B	B or A	2	18	ns
^t PHL	7. 0. 2	2 5.71	2	10	110
^t PLH	SBA or SAB‡	A or B	8	38	ns
^t PHL	(with A or B high)	A 01 B	6	21	115
^t PLH	SBA or SAB‡	A or B	8	25	no
t _{PHL}	(with A or B low)	AUIB	7	21	ns
^t PZH			3	20	
t _{PZL}	OEBA	А	5	18	ns
^t PHZ		А	2	9	
t _{PLZ}	OEBA	A	3	12	ns
^t PZH	OEAB	В	3	22	no
t _{PZL}	OEAD	D	6	21	ns
^t PHZ	OEAB	В	2	12	no
t _{PLZ}	OLAB	b	2	14	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V, C R R	UNIT			
			SN54A	LS652	SN74AL	S652A]
			MIN	MAX	MIN	MAX	
f _{max}			35		40		MHz
^t PLH	CLKBA or CLKAB	A or B	10	35	8	30	ns
^t PHL	CENDA OF CENAD	AOID	5	20	5	17	113
^t PLH	A or B	B or A	5	20	4	18	ns
t _{PHL}	AOID	BUIA	3	15	3	12	115
t _{PLH}	SBA or SAB‡	A or B	15	40	8	35	ns
^t PHL	(with A or B high)	AOIB	6	23	6	20	113
t _{PLH}	SBA or SAB‡	A or B	8	30	8	25	ns
t _{PHL}	(with A or B low)	AOID	5	24	5	20	113
^t PZH	OEBA	А	3	20	3	17	ns
^t PZL	UEBA	۸	5	22	5	18	113
^t PHZ	OEBA	A	1	12	1	10	ns
t _{PLZ}	OEBA	A	2	20	2	16	115
^t PZH	OEAB	В	8	25	3	22	ns
t _{PZL}	OLAD		6	21	5	18	1115
t _{PHZ}	OEAB	В	1	12	1	10	ns
tPLZ	OLAB		2	21	2	16	1115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

absolute maximum ratings over operating	ree-air temperature range (unless otherwise noted)†
Supply voltage, V _{CC}	7 V
Input voltage, V _I : All inputs and A I/O ports.	
B I/O ports	
Operating free-air temperature range, T _A : SN	54ALS653 –55°C to 125°C
SN	174ALS653, SN74ALS654 0°C to 70°C

Storage temperature range, T_{stg} $-65^{\circ}C$ to $150^{\circ}C$

recommended operating conditions

					53	SN	74ALS6	53	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	Supply voltage			5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.7			0.8	V
Vон	High-level output voltage	A ports			5.5			5.5	V
loн	High-level output current	B ports			-12			-15	mA
l _{OL}	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		35	MHz
	Pulse duration	CLKBA or CLKAB high	20			14.5			
t _W	ruise duration	CLKBA or CLKAB low	20			14.5			ns
t _{su}	Setup time before CLKAB↑ or CLKBA↑	A or B	15			10			ns
t _h	Hold time after CLKAB↑ or CLKBA↑	A or B	5			0			ns
TA	Operating free-air temperature	_	-55		125	0		70	°C

recommended operating conditions

			SN	SN74ALS654			
			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	V	
VIH	High-level input voltage		2			V	
V _{IL}	Low-level input voltage				0.8	V	
Vон	High-level output voltage	A ports			5.5	V	
ІОН	High-level output current	B ports			-15	mA	
l _{OL}	Low-level output current				24	mA	
fclock	Clock frequency		0		35	MHz	
	Pulse duration	CLKBA or CLKAB high	14.5				
t _W	Pulse duration	CLKBA or CLKAB low	14.5			ns	
t _{su}	Setup time before CLKAB↑ or CLKBA↑	A or B	10			ns	
th	Hold time after CLKAB↑ or CLKBA↑	A or B	0			ns	
TA	Operating free-air temperature		0		70	°C	



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETER	TECT	CONDITIONS	SN	54ALS6	53	SN	LINUT			
PP	RAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP [†]	MAX	UNIT	
٧ _{IK}		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2				
Vон	B ports		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH	D ports	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V	
			$I_{OH} = -15 \text{ mA}$				2				
V-01		V _{CC} = 4.5 V	$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V	
VOL	V _{OL}	vCC = 4.5	VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
1.	Control inputs	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	0.1 mA	
Η	A or B ports	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			0.1			0.1		
1	Control inputs	V 55V	\\. 27\\			20			20	^	
Iн	A or B ports‡	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
	Control inputs	v 55V				-0.2			-0.2		
IIL.	A or B ports‡	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA	
loн	A ports	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1			0.1	mA	
IO§	B ports	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
			Outputs high		47	76		47	76		
ICC		V _{CC} = 5.5 V	Outputs low		55	88		55	88	mA	
		Outputs disabled		55	88		55	88			

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TF0T 00	NEITIONS	SN	74ALS6	54	
	PARAMETER	lesi co	NDITIONS	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	$I_{ } = -18 \text{ mA}$			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			
Vон	B ports	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
		∨CC = 4.5 ∨	$I_{OH} = -15 \text{ mA}$	2			
\/a.		V 45V	I _{OL} = 12 mA		0.25	0.4	V
VOL		V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.5	V
ı.	Control inputs	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	mA
ŧį	A or B ports	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	IIIA
Lee	Control inputs	V 55V	V: 0.7.V			20	A
lΗ	A or B ports‡	$V_{CC} = 5.5 V,$	$V_{I} = 2.7 \text{ V}$			20	μΑ
L	Control inputs	V 55V	V: 0.4.V			-0.2	Λ
ŀι∟	A or B ports‡	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.2	mA
loh	A ports	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1	mA
IO§	B ports	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
			Outputs high		47	76	
ICC		V _{CC} = 5.5 V	Outputs low		55	88	mA
			Outputs disabled		55	88	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 R _L = 68 R1 = R2	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 680 \Omega \text{ (A outputs)},$ $R1 = R2 = 500 \Omega \text{ (B outputs)},$ $T_A = \text{MIN to MAX}^{\dagger}$				
			SN54A	LS653	SN74A	LS653		
			MIN	MAX	MIN	MAX		
f _{max}			25		35		MHz	
^t PLH	CLKBA	A	16	71	16	64	ns	
^t PHL	CENDA		6	24	6	22	113	
^t PLH	CLKAB	В	10	35	10	30	ns	
t _{PHL}	CLNAB		5	20	5	17	115	
^t PLH	A	В -	5	20	5	18	ns	
t _{PHL}	A		1.5	18	2	15	115	
^t PLH	В	A	8	63	12	56	ns	
t _{PHL}		^	2	18	2	15	115	
^t PLH	SBA [‡]	A	12	68	19	62	ns	
t _{PHL}	(with B high)	^	5	27	5	25	115	
^t PLH	SBA [‡]	A	12	68	19	62	ns	
^t PHL	(with B low)	^	5	27	5	25	115	
^t PLH	SAB‡	В	8	30	15	35	ns	
^t PHL	(with A high)		6	25	6	22	115	
^t PLH	SAB‡	В	12	40	8	25	ns	
^t PHL	(with A low)	В	6	25	6	22	115	
^t PLH	OEBA	٨	6	35	6	30	ne	
t _{PHL}	UEBA	A	6	27	6	24	ns	
^t PZH	OEAB	В	7	25	8	22	ne	
^t PZL	OEAD	D	6	25	6	22	ns	
^t PHZ	OEAB	В	1	16	1	14		
^t PLZ] OLAB		2	21	2	16	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 680 Ω (A outputs), $R1$ = $R2$ = 500 Ω (B outputs) T_A = MIN to MAX [†]	UNIT
			MIN MAX	
f _{max}			35	MHz
^t PLH	CLKBA	А	16 64	ns
^t PHL	CERBA	^	6 22	113
^t PLH	CLKAB	В	10 30	ns
^t PHL	OLIVAD		5 17	113
^t PLH	A	В	5 18	ns
^t PHL			2 15	113
^t PLH	В	Α	12 56	ns
^t PHL	٥		2 21	110
^t PLH	SBA [‡]	Α	19 62	ns
^t PHL	(with B low)	, , , , , , , , , , , , , , , , , , ,	5 25	110
^t PLH	SBA [‡]	Α	19 62	ns
^t PHL	(with B high)		5 25	113
t _{PLH}	SAB [‡]	В	15 35	ns
^t PHL	(with A low)		6 22	110
^t PLH	SAB‡	В	8 25	ns
^t PHL	(with A high)		6 22	113
^t PLH	OEBA	Α	6 30	ns
^t PHL	OEDA		6 24	113
^t PZH	OEAB	В	6 22	ns
^t PZL	OLAD		6 22	113
^t PHZ	OEAB	В	1 14	ns
^t PLZ	OLAB		2 16	"

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Storage temperature range, T_{stq} –65°C to 150°C

recommended operating conditions

				SN54AS651 SN54AS652			SN74AS651 SN74AS652		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
loh	High-level output current				-12			-15	mA
lOL	Low-level output current				32			48	mA
fclock*	Clock frequency		0		75	0		90	MHz
+ *	Pulse duration	CLKBA or CLKAB high	6			5			ns
t _W *	ruise duration	CLKBA or CLKAB low	7			6			115
t _{su} *	Setup time before CLKAB↑ or CLKBA↑	A or B	7			6			ns
th*	Hold time after CLKAB↑ or CLKBA	A or B	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

^{*} On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		N54AS65 N54AS65			174AS65 174AS65		UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{IK}		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2			
VOH			$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		v
VOH		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						v
			$I_{OH} = -15 \text{ mA}$				2			
VOL		V _{CC} = 4.5 V	I _{OL} = 32 mA		0.25	0.5				V
VOL		VCC = 4.5 V	I _{OL} = 48 mA					0.35	0.5	V
1.	Control inputs	uts $V_{CC} = 5.5 \text{ V}$,	V _I = 7 V			0.1			0.1	mA
11	A or B ports V ₀	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			0.1			0.1	
	Control inputs	V 55V	1/. 0.7.1/			20			20	•
¹IH	A or B ports‡	V _{CC} = 5.5 V,	V _I = 2.7 V			70			70	μΑ
	Control input	v 55V				-0.5			-0.5	
1 L	A or B ports‡	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.75			-0.75	mA
IO§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA
			Outputs high		110	185		110	185	
	′AS651	V _{CC} = 5.5 V	Outputs low		120	195		120	195	
laa			Outputs disabled		130	195		130	195	^
ICC			Outputs high		120	195		120	195	mA
	'AS652	V _{CC} = 5.5 V	Outputs low		130	211		130	211	
			Outputs disabled		130	211		130	211	

[†] All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R1 R2 T _A	UNIT			
			SN54A	\S651	SN74A	S651	
			MIN	MAX	MIN	MAX	
f _{max} *			75		90		MHz
t _{PLH}	CLKBA or CLKAB	A or B	2	11	2	8.5	ns
t _{PHL}	CENDA OF CENAD	AOIB	2	10	2	9	115
t _{PLH}	A or B	B or A	2	12	2	8	ns
t _{PHL}	AUID	D OI A	1	8	1	7	115
t _{PLH}	SBA or SAB‡	A or B	2	15	2	11	ns
t _{PHL}	SBA or SAB+	AUID	2	11	2	9	115
^t PZH	OEBA	А	2	11	2	10	ns
t _{PZL}	OEBA	^	3	18	3	16	115
t _{PHZ}	OFDA	А	2	10	2	9	ns
t _{PLZ}	OEBA	^	2	10	2	9	115
t _{PZH}	OEAB	В	3	12	3	11	ns
tPZL	OLAD	В	3	20	3	16	115
^t PHZ	OEAB	В	2	11	2	10	ns
t _{PLZ}	OLAB	5	2	12	2	11	115

^{*} On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	UNIT			
			SN54A	AS652	SN74AS652		
			MIN	MAX	TYP	MAX	
f _{max} *			75		90		MHz
t _{PLH}	CLKBA or CLKAB	A or B	2	11	2	8.5	ns
t _{PHL}	CENDA OF CENAD	AOID	2	10	2	9	115
tPLH	A or B	B or A	2	12	2	9	ns
t _{PHL}		BOIA	1	8	1	7	115
tPLH	SBA or SAB‡	A or B	2	15	2	11	ns
t _{PHL}	SBA OF SAB+	AOID	2	11	2	9	115
^t PZH	 OEBA	А	2	11	2	10	ns
t _{PZL}	OEBA	^	3	18	3	16	113
^t PHZ	 OEBA	А	2	10	2	9	ns
t _{PLZ}	OEBA	٨	2	10	2	9	115
^t PZH	OEAB	В	3	12	3	11	ns
tPZL	OLAB	٥	3	20	3	16	115
^t PHZ	OEAB	В	2	11	2	10	
t _{PLZ}	OLAD		2	12	2	11	ns


^{*} On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_0 = 50 Ω , $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated