## －Bus Transceivers／Registers

－Independent Registers and Enables for A and B Buses
－Multiplexed Real－Time and Stored Data
－Choice of True or Inverting Data Paths
－Choice of 3－State or Open－Collector Outputs to A Bus
－Package Options Include Plastic Small－Outline（DW）Packages，Ceramic Chip Carriers（FK），and Standard Plastic （NT）and Ceramic（JT）300－mil DIPs

| DEVICE | A OUTPUT | B OUTPUT | LOGIC |
| :---: | :---: | :---: | :---: |
| SN74ALS651A， <br> ＇AS651 | 3 State | 3 State | Inverting |
| SN54ALS652， <br> SN74ALS652A， <br> ＇AS652 | 3 State | 3 State | True |
| ＇ALS653 | Open Collector | 3 State | Inverting |
| SN74ALS654 | Open Collector | 3 State | True |

## description

These devices consist of bus－transceiver circuits， D－type flip－flops，and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers． Output－enable（OEAB and $\overline{O E B A}$ ）inputs are provided to control the transceiver functions． Select－control（SAB and SBA）inputs are provided to select real－time or stored data transfer．The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real－time data．A low input level selects real－time data，and a high input level selects stored data．Figure 1 illustrates the four fundamental bus－management functions that can be performed with the octal bus transceivers and registers．
Data on the A or B data bus，or both，can be stored in the internal D－type flip－flops by low－to－high transitions at the appropriate clock（CLKAB or CLKBA）terminals，regardless of the select－or output－control terminals．When SAB and SBA are in the real－time transfer mode，it is possible to store data without using the internal D－type flip－flops by simultaneously enabling OEAB and OEBA．In this configuration，each output reinforces its input． When all other data sources to the two sets of bus lines are at high impedance，each set of bus lines remains at its last state．

SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

## description (continued)

The -1 versions of the SN74ALS651A and SN74ALS652A are identical to the standard versions except that the recommended maximum $\mathrm{l}_{\mathrm{OL}}$ for the -1 versions is increased to 48 mA . There are no -1 versions of the SN54ALS652, SN54ALS653, SN74ALS653, and SN74ALS654.
The SN54ALS' and SN54AS' families are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS' and SN74AS' families are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


Pin numbers are for the DW, JT, and NT packages.
Figure 1. Bus-Management Functions

## FUNCTION TABLES

SN54ALS653, SN54AS651,
SN74ALS651A, SN74ALS653, SN74AS651

| INPUTS |  |  |  |  |  | DATA I/O $\dagger$ |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | $\overline{\text { OEBA }}$ | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store $A$ and $B$ data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified $\ddagger$ | Store A, hold B |
| H | H | $\uparrow$ | $\uparrow$ | x $\ddagger$ | X | Input | Output | Store A in both registers |
| L | X | H or L | $\uparrow$ | X | X | Unspecified $\ddagger$ | Input | Hold A, store B |
| L | L | $\uparrow$ | $\uparrow$ | X | X $\ddagger$ | Output | Input | Store B in both registers |
| L | L | X | X | X | L | Output | Input | Real-time $\bar{B}$ data to $A$ bus |
| L | L | X | H or L | X | H | Output | Input | Stored $\bar{B}$ data to $A$ bus |
| H | H | X | X | L | X | Input | Output | Real-time $\bar{A}$ data to $B$ bus |
| H | H | H or L | X | H | X | Input | Output | Stored $\bar{A}$ data to $B$ bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored $\bar{A}$ data to $B$ bus and stored $\bar{B}$ data to $A$ bus |

$\dagger$ The data output functions may be enabled or disabled by a variety of level combinations at OEAB or $\overline{\mathrm{OEBA}}$. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
$\ddagger$ Select control = L; clocks can occur simultaneously.
Select control $=\mathrm{H}$; clocks must be staggered to load both registers.

SN54ALS652, SN54AS652,
SN74ALS652A, SN74ALS654, SN74AS652

| INPUTS |  |  |  |  |  | DATA I/O $\dagger$ |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | $\overline{\text { OEBA }}$ | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store $A$ and $B$ data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified $\ddagger$ | Store A, hold B |
| H | H | $\uparrow$ | $\uparrow$ | X $\ddagger$ | X | Input | Output | Store A in both registers |
| L | X | H or L | $\uparrow$ | X | X | Unspecified $\ddagger$ | Input | Hold A, store B |
| L | L | $\uparrow$ | $\uparrow$ | X | X $\ddagger$ | Output | Input | Store $B$ in both registers |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H |  |  | Stored B data to A bus |
| H | H | X | X | L | X | Input | Output | Real-time $A$ data to $B$ bus |
| H | H | H or L | X | H | X |  | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored $A$ data to $B$ bus and stored $B$ data to $A$ bus |

[^0]logic symbols $\dagger$


SN54ALS653, SN74ALS653


SN54ALS652, SN54AS652, SN74ALS652A, SN74AS652


SN74ALS654


$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.

## logic diagrams (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

## SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage, $\mathrm{V}_{\mathrm{I}}$ : Control inputs .............................................................................. 7 V
I/O ports ............................................................................. 5.5 V
 SN74ALS651A, SN74ALS652A .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  |  |  | ALS65 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | UNT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current |  |  |  | -15 | mA |
|  |  |  |  |  | 24 |  |
| ${ }^{\text {I OL }}$ | Low-level output current |  |  |  | $48 \ddagger$ | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 40 | MHz |
|  | Pulse duration | CLKBA or CLKAB high | 12.5 |  |  |  |
| tw | Puse duration | CLKBA or CLKAB low | 12.5 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 10 |  |  | ns |
| $t_{\text {h }}$ | Hold time after CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\ddagger$ Applies only to the SN74ALS651A-1 and only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V
recommended operating conditions


[^1]SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN74ALS651A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{l}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{OH}=-15 \mathrm{~mA}$ | 2 |  |  |  |
| VOL |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  | 0.35 | 0.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ (-1 versions) |  | 0.35 | 0.5 |  |  |
| I | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 | mA |  |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  |
| ${ }^{\text {IIH }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | A or B ports $\ddagger$ |  |  |  |  | 20 |  |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{l}}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |  |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.2 |  |  |
| $1 \mathrm{I}^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |  |
| ICC |  |  | Outputs high |  | 42 | 68 | mA |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs low |  | 52 | 82 |  |  |
|  |  | Outputs disabled |  | 52 | 82 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^2]SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996

## switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \dagger \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN74 | 651A |  |
|  |  |  | MIN | MAX |  |
| ${ }_{\text {f max }}$ |  |  | 40 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 8 | 32 | ns |
| tPHL |  |  | 5 | 17 |  |
| tPLH | A or B | B or A | 2 | 18 | ns |
| tPHL |  |  | 2 | 10 |  |
| tPLH | SBA or SAB $\ddagger$ (with $A$ or $B$ high) | A or B | 8 | 38 | ns |
| tPHL |  |  | 6 | 21 |  |
| tPLH | SBA or SAB $\ddagger$ (with A or B low) | A or B | 8 | 25 | ns |
| tPHL |  |  | 7 | 21 |  |
| tPZH | $\overline{\text { OEBA }}$ | A | 3 | 20 | ns |
| tpZL |  |  | 5 | 18 |  |
| tPHZ | $\overline{\text { OEBA }}$ | A | 2 | 9 | ns |
| tplZ |  |  | 3 | 12 |  |
| tPZH | OEAB | B | 3 | 22 | ns |
| tPZL |  |  | 6 | 21 |  |
| tPHZ | OEAB | B | 2 | 12 | ns |
| tplZ |  |  | 2 | 14 |  |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.
switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \dagger \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS652 |  | SN74ALS652A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 35 |  | 40 |  | MHz |
| tpLH | CLKBA or CLKAB | A or B | 10 | 35 | 8 | 30 | ns |
| tPHL |  |  | 5 | 20 | 5 | 17 |  |
| tPLH | A or B | B or A | 5 | 20 | 4 | 18 | ns |
| tPHL |  |  | 3 | 15 | 3 | 12 |  |
| tPLH | SBA or SAB $\ddagger$ (with A or B high) | A or B | 15 | 40 | 8 | 35 | ns |
| tPHL |  |  | 6 | 23 | 6 | 20 |  |
| tPLH | $\begin{aligned} & \text { SBA or SAB } \ddagger \\ & \text { (with A or B low) } \end{aligned}$ | A or B | 8 | 30 | 8 | 25 | ns |
| tPHL |  |  | 5 | 24 | 5 | 20 |  |
| tPZH | $\overline{\text { OEBA }}$ | A | 3 | 20 | 3 | 17 | ns |
| tPZL |  |  | 5 | 22 | 5 | 18 |  |
| tPHZ | $\overline{\text { OEBA }}$ | A | 1 | 12 | 1 | 10 | ns |
| tPLZ |  |  | 2 | 20 | 2 | 16 |  |
| tPZH | OEAB | B | 8 | 25 | 3 | 22 | ns |
| tpZL |  |  | 6 | 21 | 5 | 18 |  |
| tPHZ | OEAB | B | 1 | 12 | 1 | 10 | ns |
| tPLZ |  |  | 2 | 21 | 2 | 16 |  |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

# SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 <br> SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS <br> SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ ..... 7 V
Input voltage, $\mathrm{V}_{\mathrm{I}}$ : All inputs and A I/O ports ..... 7 V
B I/O ports ..... 5.5 V
Operating free-air temperature range, $T_{A}$ : SN54ALS653
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ SN74ALS653, SN74ALS654 . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  |  | SN54ALS653 |  |  | SN74ALS653 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.7 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | A ports |  |  | 5.5 |  |  | 5.5 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | B ports |  |  | -12 |  |  | -15 | mA |
| IOL | Low-level output current |  |  |  | 12 |  |  | 24 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 25 | 0 |  | 35 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | CLKBA or CLKAB high | 20 |  |  | 14.5 |  |  | ns |
|  |  | CLKBA or CLKAB low | 20 |  |  | 14.5 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 15 |  |  | 10 |  |  | ns |
| $t_{\text {h }}$ | Hold time after CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 5 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  |  |  | 4ALS6 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | UNT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | A ports |  |  | 5.5 | V |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | High-level output current | B ports |  |  | -15 | mA |
| IOL | Low-level output current |  |  |  | 24 | mA |
| ${ }^{\text {f clock }}$ | Clock frequency |  | 0 |  | 35 | MHz |
|  | Pulse duration | CLKBA or CLKAB high | 14.5 |  |  |  |
| tw | Puse duration | CLKBA or CLKAB low | 14.5 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 10 |  |  | ns |
| th | Hold time after CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

SN54ALS652, SN54ALS653, SN54AS651, SN54AS652 SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS653 |  |  | SN74ALS653 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH | B ports | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ t | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  |  |
|  |  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  |  | $\mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| VOL |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |  |
| ${ }^{\text {IIH }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | A or B ports $\ddagger$ |  |  |  |  | 20 |  |  | 20 |  |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.2 |  |  | -0.2 | mA |  |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.2 |  |  | -0.2 |  |  |
| IOH | A ports | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |  |
| IO§ | B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -112 | -30 |  | -112 | mA |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 47 | 76 |  | 47 | 76 | mA |  |
|  |  | Outputs low |  | 55 | 88 |  | 55 | 88 |  |  |
|  |  | Outputs disabled |  | 55 | 88 |  | 55 | 88 |  |  |

[^3]SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN74ALS654 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\begin{array}{ll}\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{I}=-18 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, & \mathrm{I} \mathrm{OH}=-0.4 \mathrm{~mA}\end{array}$ |  | -1.2 |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | B ports | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOH}=-3 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  |
|  |  |  | $\mathrm{I} \mathrm{OH}=-15 \mathrm{~mA}$ | 2 |  |  |  |
| VOL |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{l} \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| I | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ | 0.1 |  |  | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  |
| ${ }^{\text {IIH }}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | A or B ports $\ddagger$ |  |  |  |  | 20 |  |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |  |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.2 |  |  |
| IOH | A ports | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 | mA |  |
| lo§ | B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 47 | 76 | mA |  |
|  |  | Outputs low |  | 55 | 88 |  |  |
|  |  | Outputs disabled |  | 55 | 88 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.
switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega \text { (A outputs), } \\ & \mathrm{R} 1=\mathrm{R} 2=500 \Omega \text { (B outputs), } \\ & \mathrm{T}_{\mathrm{A}}=\text { MIN to MAX } \dagger \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS653 |  | SN74ALS653 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 25 |  | 35 |  | MHz |
| tpLH | CLKBA | A | 16 | 71 | 16 | 64 | ns |
| tPHL |  |  | 6 | 24 | 6 | 22 |  |
| tPLH | CLKAB | B | 10 | 35 | 10 | 30 | ns |
| tPHL |  |  | 5 | 20 | 5 | 17 |  |
| tPLH | A | B | 5 | 20 | 5 | 18 | ns |
| tPHL |  |  | 1.5 | 18 | 2 | 15 |  |
| tPLH | B | A | 8 | 63 | 12 | 56 | ns |
| tPHL |  |  | 2 | 18 | 2 | 15 |  |
| tPLH | SBA $\ddagger$ (with B high) | A | 12 | 68 | 19 | 62 | ns |
| tPHL |  |  | 5 | 27 | 5 | 25 |  |
| tPLH | SBA $\ddagger$ (with B low) | A | 12 | 68 | 19 | 62 | ns |
| tPHL |  |  | 5 | 27 | 5 | 25 |  |
| tPLH | SAB $\ddagger$ (with A high) | B | 8 | 30 | 15 | 35 | ns |
| tPHL |  |  | 6 | 25 | 6 | 22 |  |
| tPLH | SAB $\ddagger$ (with A low) | B | 12 | 40 | 8 | 25 | ns |
| tphL |  |  | 6 | 25 | 6 | 22 |  |
| tPLH | $\overline{O E B A}$ | A | 6 | 35 | 6 | 30 | ns |
| tPHL |  |  | 6 | 27 | 6 | 24 |  |
| tPZH | OEAB | B | 7 | 25 | 8 | 22 | ns |
| tpZL |  |  | 6 | 25 | 6 | 22 |  |
| tPHZ | OEAB | B | 1 | 16 | 1 | 14 | ns |
| tPLZ |  |  | 2 | 21 | 2 | 16 |  |

[^4]SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996
switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega \text { (A outputs), } \\ & \mathrm{R} 1=\mathrm{R} 2=500 \Omega \text { (B outputs), } \\ & \mathrm{T}_{\mathrm{A}}=\text { MIN to MAXt } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN7 | S654 |  |
|  |  |  | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 35 |  | MHz |
| tPLH | CLKBA | A | 16 | 64 | ns |
| tPHL |  |  | 6 | 22 |  |
| tPLH | CLKAB | B | 10 | 30 | ns |
| tpHL |  |  | 5 | 17 |  |
| tPLH | A | B | 5 | 18 | ns |
| tpHL |  |  | 2 | 15 |  |
| tpLH | B | A | 12 | 56 | ns |
| tPHL |  |  | 2 | 21 |  |
| tpLH | SBA $\ddagger$ <br> (with B low) | A | 19 | 62 | ns |
| tPHL |  |  | 5 | 25 |  |
| tPLH | SBA $\ddagger$ (with B high) | A | 19 | 62 | ns |
| tPHL |  |  | 5 | 25 |  |
| tPLH | SAB $\ddagger$ (with A low) | B | 15 | 35 | ns |
| tPHL |  |  | 6 | 22 |  |
| tPLH | SAB $\ddagger$ (with A high) | B | 8 | 25 | ns |
| tPHL |  |  | 6 | 22 |  |
| tPLH | $\overline{\text { OEBA }}$ | A | 6 | 30 | ns |
| tPHL |  |  | 6 | 24 |  |
| tPZH | OEAB | B | 6 | 22 | ns |
| tPZL |  |  | 6 | 22 |  |
| tPHZ | OEAB | B | 1 | 14 | ns |
| tplZ |  |  | 2 | 16 |  |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage, $\mathrm{V}_{\mathrm{I}}$ : Control inputs ....................................................................................... 7 V
I/O ports ............................................................................. 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : SN54AS651, SN54AS652 ..................... $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74AS651, SN74AS652 .......................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  |  | SN54AS651 SN54AS652 |  |  | SN74AS651 SN74AS652 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{IOH}^{2}$ | High-level output current |  |  |  | -12 |  |  | -15 | mA |
| ${ }^{\text {IOL }}$ | Low-level output current |  |  |  | 32 |  |  | 48 | mA |
| $\mathrm{f}_{\text {clock }}{ }^{\text {* }}$ | Clock frequency |  | 0 |  | 75 | 0 |  | 90 | MHz |
| $\mathrm{t}_{\mathrm{w}}{ }^{*}$ | Pulse duration | CLKBA or CLKAB high | 6 |  |  | 5 |  |  | ns |
|  |  | CLKBA or CLKAB low | 7 |  |  | 6 |  |  |  |
| $\mathrm{t}_{\text {su }}{ }^{*}$ | Setup time before CLKAB $\uparrow$ or CLKBA $\uparrow$ | A or B | 7 |  |  | 6 |  |  | ns |
| $\mathrm{th}^{*}$ | Hold time after CLKAB $\uparrow$ or CLKBA | A or B | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

[^5]SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS651 SN54AS652 |  |  | SN74AS651 <br> SN74AS652 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V},$ | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \text {, }$ | $\mathrm{I}^{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I} \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | V |
|  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  |  |  |  | 0.35 | 0.5 |  |  |
| 1 | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ | 0.1 |  |  | 0.1 |  |  | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |  |
| IIH | Control inputs | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | A or B ports $\ddagger$ |  |  |  |  | 70 |  |  | 70 |  |  |
| IIL | Control input | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |  |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.75 |  |  | -0.75 |  |  |
| 10 § |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 | -112 |  | -30 |  | -112 | mA |  |
| ICC | 'AS651 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 110 | 185 |  | 110 | 185 | mA |  |
|  |  |  | Outputs low |  | 120 | 195 |  | 120 | 195 |  |  |
|  |  |  | Outputs disabled |  | 130 | 195 |  | 130 | 195 |  |  |
|  | 'AS652 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 120 | 195 |  | 120 | 195 |  |  |
|  |  |  | Outputs low |  | 130 | 211 |  | 130 | 211 |  |  |
|  |  |  | Outputs disabled |  | 130 | 211 |  | 130 | 211 |  |  |

[^6]switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAX† } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS651 |  | SN74AS651 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}{ }^{*}$ |  |  | 75 |  | 90 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 2 | 11 | 2 | 8.5 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPLH | A or B | B or A | 2 | 12 | 2 | 8 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 |  |
| tPLH | SBA or SAB $\ddagger$ | A or B | 2 | 15 | 2 | 11 | ns |
| tPHL |  |  | 2 | 11 | 2 | 9 |  |
| tPZH | $\overline{\text { OEBA }}$ | A | 2 | 11 | 2 | 10 | ns |
| tPZL |  |  | 3 | 18 | 3 | 16 |  |
| tPHZ | $\overline{\text { OEBA }}$ | A | 2 | 10 | 2 | 9 | ns |
| tPLZ |  |  | 2 | 10 | 2 | 9 |  |
| tPZH | OEAB | B | 3 | 12 | 3 | 11 | ns |
| tPZL |  |  | 3 | 20 | 3 | 16 |  |
| tPHZ | OEAB | B | 2 | 11 | 2 | 10 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 11 |  |

[^7]SN54ALS652, SN54ALS653, SN54AS651, SN54AS652
SN74ALS651A, SN74ALS652A, SN74ALS653, SN74ALS654, SN74AS651, SN74AS652
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SDAS066F - DECEMBER 1983 - REVISED OCTOBER 1996
switching characteristics (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { TO } 5.5 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{PF}, \\ \mathrm{R} 1=500 \Omega, \\ \mathrm{R} 2=500 \Omega, \\ \mathrm{~T}_{\mathrm{A}}=\text { MIN TO MAX } \dagger \end{gathered}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS652 |  | SN74AS652 |  |  |
|  |  |  | MIN | MAX | TYP | MAX |  |
| $f_{\text {max }}{ }^{*}$ |  |  | 75 |  | 90 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 2 | 11 | 2 | 8.5 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPLH | A or B | B or A | 2 | 12 | 2 | 9 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 |  |
| tPLH | SBA or SAB $\ddagger$ | A or B | 2 | 15 | 2 | 11 | ns |
| tPHL |  |  | 2 | 11 | 2 | 9 |  |
| tPZH | $\overline{\text { OEBA }}$ | A | 2 | 11 | 2 | 10 | ns |
| tpZL |  |  | 3 | 18 | 3 | 16 |  |
| tPHZ | $\overline{O E B A}$ | A | 2 | 10 | 2 | 9 | ns |
| tplZ |  |  | 2 | 10 | 2 | 9 |  |
| tPZH | OEAB | B | 3 | 12 | 3 | 11 | ns |
| tpZL |  |  | 3 | 20 | 3 | 16 |  |
| tPHZ | OEAB | B | 2 | 11 | 2 | 10 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 11 |  |

* On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.
$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.


## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    $\dagger$ The data output functions may be enabled or disabled by a variety of level combinations at OEAB or $\overline{\mathrm{OEBA}}$. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
    $\ddagger$ Select control = L; clocks can occur simultaneously.
    Select control $=\mathrm{H}$; clocks must be staggered to load both registers.

[^1]:    $\ddagger$ Applies only to the SN74ALS652A-1 and only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V

[^2]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
    § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

[^3]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
    § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

[^4]:    $\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
    $\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

[^5]:    * On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.

[^6]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ For I/O ports, the parameters $I_{I H}$ and $l_{I L}$ include the off-state output current.
    § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, los.

[^7]:    * On products compliant to MIL-PRF-38535, this parameter is based on characterized data but is not production tested.
    $\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
    $\ddagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

