查询LMX2330供应商





💦 National Semiconductor

LMX2330A/LMX2331A/LMX2332A PLLatinum[™] Dual Frequency Synthesizer for RF Personal Communications

LMX2330A	2.5 GHz/510 MHz
LMX2331A	2.0 GHz/510 MHz
LMX2332A	1.2 GHz/510 MHz

General Description

The LMX233xA family of monolithic, integrated dual frequency synthesizers, including prescalers, is to be used as a local oscillator for RF and first IF of a dual conversion transceiver. It is fabricated using National's ABiC IV silicon BiCMOS process.

The LMX233xA contains dual modulus prescalers. A 64/65 or a 128/129 prescaler (32/33 or 64/65 in the 2.5 GHz LMX2330A) can be selected for the RF synthesizer and a 8/9 or a 16/17 prescaler can be selected for the IF synthesizer. LMX233XA, which employs a digital phase locked loop technique, combined with a high quality reference oscillator and loop filters, provides the tuning voltages for voltage controlled oscillators to generate very stable low noise RF and IF local oscillator signals. Serial data is transferred into the LMX233AA via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX233AA family features very low current consumption; LMX2330A—13 mA at 3V, LMX2331A—12 mA at 3V, LMX2332A—8 mA at 3V.

The LMX233xA are available in a TSSOP 20-pin surface mount plastic package.

Communications

May 1999


MX2330A/LMX2331A/LMX2332A PLLatinum Dual Frequency Synthesizer for RF Persona

Features

- 2.7V to 5.5V operation
- Low current consumption
- Selectable powerdown mode: I_{CC} = 1 µA typical at 3V
- Dual modulus prescaler: LMX2330A (RF) 32/33 or 64/65
 LMX2331A/32A (RF) 64/65 or 128/129
 LMX2330A/31A/32A (IF) 64/65 or 16/17
- Selectable charge pump TRI-STATE[®] mode
- Selectable FastLock[™] mode
- Small outline, plastic, surface mount TSSOP 0.173" wide package

Applications

- Portable Wireless Communications (PCS/PCN, cordless)
- Cordless and cellular telephone systems
- Wireless Local Area Networks (WLANs)
- Cable TV tuners (CATV)
- Other wireless communication systems




© 1999 National Semiconductor Corporation DS012331


www.national.com



dzsc.com








Pin Description

Pin No.	Pin Name	I/O	Description
1	V _{cc} 1	-	Power supply voltage input for RF analog and RF digital circuits. Input may range from 2.7V to 5.5V. $V_{\rm CC}$ 1 must equal $V_{\rm CC}$ 2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
2	V _P 1	—	Power Supply for RF charge pump. Must be $\geq V_{CC}$.
3	D _o RF	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.
4	GND	—	Ground for RF digital circuitry.
5	f _{IN} RF	1	RF prescaler input. Small signal input from the VCO.
6	₁ _N RF	I	RF prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.
7	GND	—	Ground for RF analog circuitry.
8	OSC _{in}	I	Oscillator input. The input has a V _{CC} /2 input threshold and can be driven from an external CMO or TTL logic gate.
9	GND	—	Ground for IF digital, MICROWIRE [™] , F _o LD, and oscillator circuits.
10	F _o LD	0	Multiplexed output of the RF/IF programmable or reference dividers, RF/IF lock detect signals and Fastlock mode. CMOS output (see Programmable Modes).
11	Clock	I	High impedance CMOS Clock input. Data for the various counters is clocked in on the rising edge, into the 22-bit shift register.
12	Data	I	Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.
13	LE	I	Load enable high impedance CMOS input. When LE goes HIGH, data stored in the shift register is loaded into one of the 4 appropriate latches (control bit dependent(.
14	GND	—	Ground for IF analog circuitry.
15	f _{IN} IF	I	IF prescaler complementry input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.
16	f _{IN} IF	1	IF prescaler input. Small signal input from the VCO.
17	GND	—	Ground for IF digital, MICROWIRE, FoLD, and oscillator circuits.
18	D _o IF	0	IF charge pump output. For connection to a loop filter for driving the input of an external VCO.
19	V _P 2	_	Power Supply for IF charge pump. Must be $\geq V_{CC}$.



Notes:

The RF prescaler for the LMX2331A/32A is either 64/65 or 128/129, while the prescaler for the LMX2330A is 32/33 or 64/65. V_{CC1} supplies power to the RF prescaler, N-counter, R-counter and phase detector. V_{CC2} supplies power to the IF prescaler, N-counter, phase detector, R-counter along with the OSC_{in} buffer, MICROWIRE, and F₀LD. V_{CC1} and V_{CC2} are clamped to each other by diodes and must be run at the same voltage level.

 V_P1 and V_P2 can be run separately as long as $V_P \geq V_{CC}.$

Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Lead Temperature (solder 4 sec.) (T_L)

+260°C

Recommended Operating Conditions

Power Supply Voltage

V _{CC}	2.7V to 5.5V
VP	V _{CC} to +5.5V
Operating Temperature (T_A)	-40°C to +85°C

Power Supply Voltage V_{CC} -0.3V to +6.5V V_P -0.3V to +6.5VVoltage on Any Pinwith GND = 0V (V₁)with GND = 0V (V₁)-0.3V to $V_{CC}+0.3V$ Storage Temperature Range (T_S) -65° C to $+150^{\circ}$ C

Electrical Characteristics

 V_{CC} = 3.0V, V_{P} = 3.0V; -40°C < T_A < 85°C, except as specified

Symbol	Paramet	or	Conditions			Units	
Symbol	Falaille		Conditions	Min	Тур	Max	Units
I _{cc}	Power	LMX2330A RF + IF	$V_{\rm CC}$ = 2.7V to 5.5V		13	16.5	
	Supply	LMX2330A RF Only			10	13	
	Current	LMX2331A RF + IF			12	15.5	1
		LMX2331A RF Only			9	12	mA
		LMX2332A IF + RF			8	10.5	1
		LMX2332A RF Only			5	7	
		LMX233XA IF Only			3	3.5	1
I _{CC-PWDN}	Powerdown Current	•			1	25	μΑ
f _{IN} RF	Operating	LMX2330A		0.5		2.5	
	Frequency	LMX2331A		0.2		2.0	GHz
		LMX2332A		0.1		1.2	
f _{IN} IF	Operating Frequency LMX233XA			45		510	MHz
fosc	Oscillator Frequency	•		5		40	MHz
fφ	Phase Detector Frequency					10	MHz
Pf _{IN} RF	RF Input Sensitivity	$V_{\rm CC} = 3.0 V$	-15		+4	dBm	
			$V_{\rm CC} = 5.0 V$	-10		+4	dBm
Pf _{IN} IF	IF Input Sensitivity		$V_{\rm CC}$ = 2.7V to 5.5V	-10		+4	dBm
Vosc	Oscillator Sensitivity		OSC _{in}	0.5			V _{PP}
V _{IH}	High-Level Input Voltage		*	0.8 V _{CC}			V
VIL	Low-Level Input Voltage		*			0.2 V _{CC}	V
I _{IH}	High-Level Input Current		$V_{IH} = V_{CC} = 5.5V^*$	-1.0		1.0	μΑ
I_{IL}	Low-Level Input Current		$V_{IL} = 0V, V_{CC} = 5.5V^*$	-1.0		1.0	μΑ
I _{IH}	Oscillator Input Current		$V_{IH} = V_{CC} = 5.5V$			100	μΑ
I _{IL}	Oscillator Input Current		$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μΑ
V _{OH}	High-Level Output Voltage		I _{OH} = -500 μA	$V_{CC} - 0.4$			V
V _{OL}	Low-Level Output Voltage		I _{OL} = 500 μA			0.4	V
t _{cs}	Data to Clock Set Up Time	See Data Input Timing	50			ns	
t _{CH}	Data to Clock Hold Time		See Data Input Timing	10			ns
t _{CWH}	Clock Pulse Width High		See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low		See Data Input Timing	50			ns
t _{ES}	Clock to Load Enable Set Up	Time	See Data Input Timing	50			ns
t _{EW}	Load Enable Pulse Width		See Data Input Timing	50			ns

*Clock, Data and LE. Does not include f_{IN} RF, f_{IN} IF and $\mathsf{OSC}_{\mathsf{IN}}.$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating < 2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected workstations.


Symbol	Parameter	Conditions		Value		Units
Symbol	Parameter	Conditions	Min	Тур	Max	
Do-SOURCE	Charge Pump Output Current	$V_{D_0} = V_P/2, I_{CP_0} = HIGH^{**}$		-4.5		mA
I _{Do-SINK}		$V_{D_0} = V_P/2, I_{CP_0} = HIGH^{**}$		4.5		mA
Do-SOURCE		$V_{D_0} = V_P/2, I_{CP_0} = LOW^{**}$		-1.125		mA
I _{Do-SINK}		$V_{D_0} = V_P/2, I_{CP_0} = LOW^{**}$		1.125		mA
D ₀ -TRI	Charge Pump TRI-STATE Current	$0.5V \le V_{D_0} \le V_P - 0.5V$ -40°c < T _A < 85°C	-2.5		2.5	nA
D ₀ -SINK VS	CP Sink vs Source Mismatch (Note 4)	$V_{D_0} = V_P/2$ $T_A = 25^{\circ}C$		3	10	%
_{Do} vs V _{Do}	CP Current vs Voltage (Note 3)	$\begin{array}{l} 0.5 V \leq V_{D_0} \leq V_{P} - 0.5 V \\ T_A = 25^{\circ} C \end{array}$		10	15	%
_{Do} vs T _A	CP Current vs Temperature (Note 5)	$V_{D_0} = V_P/2$ -40°C < T_4 < 85°C		10		%


** See PROGRAMMABLE MODES for ${\rm I}_{\rm CPo}$ description.


Note 3: See charge pump current specification definitions below.


Note 4: See charge pump current specification definitions below.

Note 5: See charge pump current specification definitions below.










Functional Description


•

The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and the 15- and 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:



PROGRAMMABLE REFERENCE DIVIDERS (IF AND RF R COUNTERS)


If the Control Bits are 00 or 01 (00 for IF and 01 for RF) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for IF counter and 11 for RF counter) data is transferred from the 22-bit shift register into a 4-bit or 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below. For the IF N counter bits 5, 6, and 7 are don't care bits. The RF N counter does not have don't care bits.



IF

7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

RF

.

Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1			
0	0	0	0	0	0	0	0			
1	0	0	0	0	0	0	1			
•	•	•	•	•	•	•	•			
127	1	1	1	1	1	1	1			
Note: Divide ratio: 0 to 127 B > A										

Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	Х	Х	Х	0	0	0	0
1	Х	Х	Х	0	0	0	1
٠	•	•	•	•	•	•	•
15	Х	Х	Х	1	1	1	1

DS012331-15

X = DON'T CARE condition

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	٠	•	٠	٠	٠	٠	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited) $B \geq A$

D∠A

P:

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter
 - $(0 \le A \le 127 \ \{RF\}, \ 0 \le A \le 15 \ \{IF\}, \ A \le B)$
- f_{OSC} : Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
 - Preset modulus of dual modulus prescaler (for IF; P = 8 or 16;
 - for **RF** ; LMX2330A: P = 32 or 64 LMX2331A/32A: P = 64 or 128)

PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16–R20 including the phase detector polarity, charge pump TRI-STATE and the output of the F_oLD pin. The prescaler and powerdown modes are selected with bits N19 and N20. The programmable modes are shown in *Table 1*. Truth table for the programmable modes and F_oLD output are shown in *Table 2* and *Table 3*.

nal Description (Continued)														
TABLE 1. Programmable Modes														
C1	C2		R16	;	R17		R18	R19	R20					
0	0	De	IF Pha tector F	ase Polarity	IF I _{CPo}	TR	IF D _o RI-STATE	IF LD	IF F _o					
0	1		RF Ph tector F	ase Polarity	RF I _{CPo}		RF D _o RI-STATE	RF LD	RF F _o					
		[C1	C2	N19		N20							
			1	0	IF Presca	ler	Pwdn IF							
			1	1	RF Presca	ler	Pwdn RF	:						

Function

•

TABLE 2. I	Node Selec	t Truth Ta	ble

	Phase Detector Polarity	D _o TRI-STATE	I _{CPo} (Note 6)	IF Prescaler	2330A RF Prescaler	2331A/32A RF Prescaler	Pwdn (Note 7)
0	Negative	Normal Operation	LOW	8/9	32/33	64/65	Pwrd Up
1	Positive	TRI-STATE	HIGH	16/17	64/65	128/129	Pwrd Dn

Note 6: The I_{CPo} LOW current state = 1/4 x I_{CPo} HIGH current.

Note 7: Activation of the IF PLL or RF PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f_{IN} inputs (to a high impedance state). The powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program mode is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition. The R counter functionality does not become disabled until both IF and RF powerdown bits are activated. The MICROWIRE control register remains active and capable of loading and latching data during all of the powerdown modes

RF R[19] (RF LD)	IF R[19] (IF LD)	RF R[20] (RF F _o)	IF R[20] (IF F _o)	F _o Output State
0	0	0	0	Disabled (Note 8)
0	1	0	0	IF Lock Detect (Note 9)
1	0	0	0	RF Lock Detect (Note 9)
1	1	0	0	RF/IF Lock Detect (Note 9)
Х	0	0	1	IF Reference Divider Output
Х	0	1	0	RF Reference Divider Output
Х	1	0	1	IF Programmable Divider Output
Х	1	1	0	RF Programmable Divider Output
0	0	1	1	Fastlock (Note 10)
0	1	1	1	For Internal Use Only
1	0	1	1	For Internal Use Only
1	1	1	1	Counter Reset (Note 11)


X = don't care condition


Note 8: When the FoLD output is disabled, it is actively pulled to a low logic state.

Note 9: Lock detect output provided to indicate when the VCO frequency is in "lock." When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF/IF lock detect mode a locked condition is indicated when RF and IF are both locked.


Note 10: The Fastlock mode utilizes the F_oLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's Icpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

Note 11: The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits then N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle.) If the Reset bits are activated the R counter is also forced to Reset, allowing smooth acquisition upon powering up.












LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K ϕ), the VCO gain (K_{VCO}/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in *Equation (2)*.



$$Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2(C1 \cdot C2 \cdot R2) + sC1 + sC2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$

and

$$T2 = R2 \bullet C2 \tag{4}$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω , the filter time constants T1 and T2, and the design constants K_{ϕ} , K_{VCO} , and N.

$$G(s) \bullet H(s)|_{s=j \bullet \omega} = \frac{-K_{\phi} \bullet K_{VCO}(1+j\omega \bullet T2)}{\omega^2 C1 \bullet N(1+j\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(5)


From *Equation (3)* we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in *Equation (6)*.

$$\phi(\omega) = \tan^{-1} (\omega \bullet T2) - \tan^{-1} (\omega \bullet T1) + 180^{\circ}$$
 (6)

A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in *Figure 4* with a solid trace. The parameter ϕ_p shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.


If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase Equations (5), (6) will have to compensate by the corresponding "1/w" or "1/w²" factor. Examination of Equations (3), (4), (6) indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also ensure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2wp. $K_{vco},\,K\phi,\,N,\,or$ the net product of these terms can be changed by a factor of 4, to counteract the w² term present in the denominator of Equations (3), (4). The Ko term was chosen to complete the transformation because it can readily be switch between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.


(3)



FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233xA PLL is shown in *Figure 5*. When a new frequency is loaded, and the RF lcp_o bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lcp_o bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.