### 捷多邦,专业PCB打样工厂,24小时**SNF44AL**VCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024D - JULY 1995 - REVISED MAY 2000

- Member of the Texas Instruments
   Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT™ (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

## DGG OR DL PACKAGE (TOP VIEW)

			$\overline{}$		1	
OEAB	Ч	1	$\cup$	56	h	GND
LEAB	п.				<b>F</b>	CLKAB
A1	_	3			_	B1
GND	đ	4			_	GND
A2	d	5		52	6	B2
АЗ	d	6			6	В3
$V_{CC}$	d	7		50		$V_{CC}$
A4	q	8				B4
A5	4	9		48		B5
A6	q	10		47		B6
GND	q	11		46		GND
A7	q	12		45		B7
A8	_			44		B8
A9	q	14		43	0	B9
A10	q	15		42		B10
A11	q	16		41		B11
A12	q	17		40		B12
GND	q	18		39		GND
A13	9	19		38		B13
A14	$\neg$			37		B14
A15	9	21		36		B15
$V_{CC}$	9	22		35	0	$V_{CC}$
A16	$\Box$	23			_	B16
A17	Ц	24		33		B17
GND	ч			32	2	GND
A18	а.	26		31	Į.	B18
OEBA	7	27		30	Ĺ	CLKBA
LEBA	4	28		29	Ц	GND

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

To ensure the high-impedance state during power up or power down, OEBA should be tied to V<sub>CC</sub> through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16501 is characterized for operation from –40°C to 85°C.

Texas Instruments semiconductor products and dubbe.

Texas Instruments semiconductor products and dubbe.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74ALVCH16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES024D – JULY 1995 – REVISED MAY 2000

#### **FUNCTION TABLE**†


	INPUTS							
OEAB	LEAB	CLKAB	Α	В				
L	Χ	Х	Χ	Z				
Н	Н	Χ	L	L				
Н	Н	Χ	Н	Н				
Н	L	$\uparrow$	L	L				
Н	L	$\uparrow$	Н	н				
Н	L	Н	Χ	В <sub>0</sub> ‡ В <sub>0</sub> §				
Н	L	L	Х	В <sub>0</sub> §				

<sup>&</sup>lt;sup>†</sup>A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

<sup>§</sup> Output level before the indicated steady-state input conditions were established


### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



## **SN74ALVCH16501** 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES024D – JULY 1995 – REVISED MAY 2000

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ <sub>I</sub>	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-4	
	High-level output current	V <sub>CC</sub> = 2.3 V		-12	mA
ЮН		$V_{CC} = 2.7 \text{ V}$		-12	IIIA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Low level output ourrent	V <sub>CC</sub> = 2.3 V		12	mA
lOL	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	IIIA
		V <sub>CC</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES024D - JULY 1995 - REVISED MAY 2000

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST C	ONDITIONS	vcc	MIN	TYP <sup>†</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	VCC-0	.2		
		I <sub>OH</sub> = -4 mA		1.65 V	1.2			
		I <sub>OH</sub> = -6 mA	2.3 V	2				
Vон				2.3 V	1.7			V
		I <sub>OH</sub> = -12 mA		2.7 V	2.2			
				3 V	2.4			
		I <sub>OH</sub> = -24 mA		3 V	2			
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 4 mA		1.65 V			0.45	
Voi		I <sub>OL</sub> = 6 mA	2.3 V			0.4	V	
VOL	I <sub>OL</sub> = 12 mA	2.3 V			0.7	, v		
		IOL = 12 IIIA					0.4	
		I <sub>OL</sub> = 24 mA	3 V			0.55		
IĮ		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V <sub>I</sub> = 0.58 V	1.65 V	25				
		V <sub>I</sub> = 1.07 V	1.65 V	-25				
		V <sub>I</sub> = 0.7 V		2.3 V	45			
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ
		V <sub>I</sub> = 0.8 V	3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
∆lcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				VCC =	1.8 V	V <sub>CC</sub> =		VCC =	2.7 V	V <sub>CC</sub> =		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency				¶		150		150		150	MHz	
	Pulse duration	LE high		¶		3.3		3.3		3.3			
t <sub>W</sub>	Puise duration	CLK high or low		¶		3.3		3.3		3.3		ns	
	t <sub>su</sub> Setup time	Data before CLK↑		¶		2.2		2.1		1.7			
t <sub>su</sub>		Setup time	Setup time	Data	CLK high	¶		1.9		1.6		1.5	
		before LE↓	CLK low	¶		1.3		1.1		1			
	I lold time	Data after CLK↑		¶		0.6		0.6		0.7			
th	Hold time	Data after LE↓	CLK high or low	¶		1.4		1.7		1.4		ns	

 $<sup>\</sup>P$  This information was not available at the time of publication.



<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $<sup>\</sup>mbox{\ensuremath{\,^\circ}}\mbox{For I/O}$  ports, the parameter  $\mbox{\ensuremath{\,^\circ}}\mbox$ 

## SN74ALVCH16501 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES024D – JULY 1995 – REVISED MAY 2000

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		150		150		150		MHz
	A or B	B or A		†	1	4.8		4.5	1	3.9	
tpd	LE	A or B		†	1.1	5.7		5.3	1.3	4.6	ns
	CLK	AUIB		†	1.2	6.1		5.6	1.4	4.9	
t <sub>en</sub>	OEAB	В		†	1	5.8		5.3	1	4.6	ns
t <sub>dis</sub>	OEAB	В		†	1.5	6.2		5.7	1.4	5	ns
t <sub>en</sub>	OEBA	А		†	1.3	6.3		6	1.1	5	ns
t <sub>dis</sub>	OEBA	Α		†	1.3	5.3		4.6	1.3	4.2	ns


<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_{\mbox{\scriptsize A}}$ = 25 $^{\circ}\mbox{\scriptsize C}$

PARAMETER		TEST COM	IDITIONS	V <sub>CC</sub> = 1.8 V	3 V V <sub>CC</sub> = 2.5 V V <sub>CC</sub> = 3.3 V		UNIT		
		TEST CONDITIONS		TYP	TYP	TYP	UNIT		
	Power dissipation	Outputs enabled	C: - 50 pE	f = 10 MHz	†	44	54	pF	
Cpd	capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	1 = 10 WITZ	†	6	6	pr	

<sup>†</sup> This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated