#### 查询SN74ALVCH16601供应商

### 捷多邦,专业PCB打样工厂,24小时**分N行4点**LVCH16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES027E – JULY 1995 – REVISED MAY 2000

DGG OR DL PACKAGE

(TOP VIEW)

OFAB

**CLKENAB** 

- Member of the Texas Instruments Widebus<sup>™</sup> Family
- UBT<sup>™</sup> (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the

clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent
mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level.
If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable
OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the
high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, <u>OE</u> should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**DUBT**, and Widebus are trademarks of Texas Instruments.



LEAB	2	55	CLKAB
A1 [	3	54	B1
GND [	4	53	GND
A2 [	5	52	B2
A3 [	6	51	] B3
V <sub>CC</sub> [	7	50	] ∨ <sub>CC</sub>
A4 [	8	49	] B4
A5 [	9	48	B5
A6 [	10	47	] B6
GND [	11	46	GND
A7 [	12	45	B7
A8 [	13	44	B8
A9 [	14	43	B9
A10 [	15	42	B10
A11 [	16	41	B11
A12 [	17	40	B12
GND [	18	39	] GND
A13 [	19	38	B13
A14 [	20	37	B14
A15 [	21	36	B15
V <sub>CC</sub> [	22	35	
A16 [		34	B16
A17 [	24	33	B17
GND [	25	32	GND
A18 [	26	31	B18
OEBA [	27	30	] CLKBA
LEBA [	28	29	CLKENBA

	FUNCTION TABLE <sup>†</sup>									
	INPUTS									
CLKENAB	OEAB	LEAB	CLKAB	Α	В					
Х	Н	Х	Х	Х	Z					
Х	L	Н	Х	L	L					
Х	L	Н	Х	Н	н					
н	L	L	Х	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡					
н	L	L	Х	Х	в <sub>0</sub> ‡					
L	L	L	$\uparrow$	L	L					
L	L	L	$\uparrow$	Н	н					
L	L	L	н	Х	в <sub>0</sub> ‡					
L	L	L	L	Х	в <sub>0</sub> ‡ в <sub>0</sub> §					

<sup>†</sup><u>A-to-B</u> data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established



logic diagram (positive logic) OEAB 1 CLKENAB 56 CLKAB 55 LEAB 2 LEBA 28 CLKBA 30 CLKENBA 29 OEBA \_\_\_\_\_27 CE A1 \_\_\_\_ 54 B1 1D C1 > CLK CE 1D C1 CLK<

To 17 Other Channels



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>1</sub> : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	$\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through each V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
Supply voltage		1.65	3.6	V	
	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
Input voltage		0	VCC	V	
Output voltage		0	VCC	V	
	V <sub>CC</sub> = 1.65 V		-4		
VIH High-level input voltage VIL Low-level input voltage VI Input voltage	$V_{CC} = 2.3 V$		-12	mA	
	$V_{CC} = 2.7 V$			-12	mA
	$V_{CC} = 3 V$		-24		
	V <sub>CC</sub> = 1.65 V		4		
	V <sub>CC</sub> = 2.3 V		12		
Low-level output current $V_{CC} = 2.7 V$			12	mA	
	$V_{CC} = 3 V$		24	1	
Input transition rise or fall rate			10	ns/V	
Operating free-air temperature		-40	85	°C	
	High-level input voltage         Low-level input voltage         Input voltage         Output voltage         High-level output current         Low-level output current         Input transition rise or fall rate	High-level input voltage $V_{CC} = 1.65 \vee to 1.95 \vee$ $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.7 \vee to 3.6 \vee$ $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.7 \vee to 3.6 \vee$ Low-level input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.7 \vee to 3.6 \vee$ Output voltage $V_{CC} = 1.65 \vee$ High-level output current $V_{CC} = 2.3 \vee$ $V_{CC} = 2.3 \vee$ Low-level output current $V_{CC} = 1.65 \vee$ $V_{CC} = 2.3 \vee$ $V_{CC} = 2.3 \vee$ $V_{CC} = 2.3 \vee$ $V_{CC} = 3 \vee$ Low-level output current $V_{CC} = 1.65 \vee$ $V_{CC} = 3 \vee$ $V_{CC} = 3 \vee$ Input transition rise or fall rateInput transition rise or fall rate	Supply voltage         1.65           High-level input voltage $V_{CC} = 1.65 \lor to 1.95 \lor$ $0.65 \times V_{CC}$ $V_{CC} = 2.3 \lor to 2.7 \lor$ $1.7$ $V_{CC} = 2.7 \lor to 3.6 \lor$ $2$ Low-level input voltage $V_{CC} = 1.65 \lor to 1.95 \lor$ $2$ Input voltage $V_{CC} = 2.3 \lor to 2.7 \lor$ $2$ Output voltage $V_{CC} = 2.3 \lor to 2.7 \lor$ $0$ Input voltage $V_{CC} = 2.3 \lor to 2.7 \lor$ $0$ Output voltage $0$ $0$ High-level output current $0$ $0$ $V_{CC} = 2.3 \lor to 2.7 \lor$ $0$ $0$ $V_{CC} = 2.3 \lor to 2.7 \lor$ $0$ $0$ $V_{CC} = 2.3 \lor to 2.7 \lor$ $0$ $0$ $V_{CC} = 2.3 \lor to 2.7 \lor$ $0$ $0$ $V_{CC} = 2.7 \lor to 3.6 \lor$ $0$ $0$ $V_{CC} = 2.3 \lor$ $V_{CC} = 2.3 \lor$ $0$ $V_{CC} = 3 \lor$ $V_{CC} = 2.3 \lor$ $0$ Low-level output current $V_{CC} = 2.3 \lor$ $V_{CC} = 2.3 \lor$ Low-level output current $V_{CC} = 2.3 \lor$ $V_{CC} = 2.3 \lor$ <	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



PAR	RAMETER	TEST CO	NDITIONS	Vcc	MIN	түр†	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2	2		
VOH		I <sub>OH</sub> = -4 mA		1.65 V	1.2			
		IOH =6 mA	2.3 V	2				
Vон				2.3 V	1.7			V
		I <sub>OH</sub> = -12 mA		2.7 V	2.2			
				3 V	2.4			
		I <sub>OH</sub> = -24 mA		3 V	2			
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 4 mA		1.65 V			0.45	
V <sub>OL</sub>		I <sub>OL</sub> = 6 mA	2.3 V			0.4	V	
	le: 10 mA	2.3 V			0.7			
	I <sub>OL</sub> = 12 mA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA	3 V			0.55		
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V <sub>I</sub> = 0.58 V		1.65 V	25			
		V <sub>I</sub> = 1.07 V		1.65 V	-25			
		V <sub>I</sub> = 0.7 V	2.3 V	45				
ll(hold)		VI = 1.7 V		2.3 V	-45			μΑ
		V <sub>I</sub> = 0.8 V		3 V	75			
		V <sub>I</sub> = 2 V	3 V	-75				
		$V_{I} = 0$ to 3.6 V <sup>‡</sup>	3.6 V			±500		
loz§		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Cio	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		8		pF

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequen	су			†		150		150		150	MHz
+	Pulse	LE high		†		3.3		3.3		3.3		ns
tw	duration	CLK high or low		†		3.3		3.3		3.3		115
	Data before CLK↑			†		2.3		2.4		2.1		
	0	Setup time Data before LE↓	CLK high	†		2		1.6		1.6		
t <sub>su</sub>	Setup time		CLK low	†		1.3		1.2		1.1		ns
		CLKEN before CLK1	,	†		2		2		1.7		
		Data after CLK↑		†		0.7		0.7		0.8		
4		CLK high	CLK high	†		1.3		1.6		1.4		
th	Hold lime	Hold time Data after LE↓ C	CLK low	†		1.7		2		1.7		ns
		CLKEN after CLK↑	-	†		0.3		0.5		0.6		

<sup>†</sup> This information was not available at the time of publication.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	PARAMETER (INPUT)		V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		150		150		150		MHz
	A or B	B or A		†	1	4		4.6		4.1	
<sup>t</sup> pd	LEAB or LEBA	A or B		†	1	4.6		5.3		4.7	ns
	CLKAB or CLKBA	AUB		†	1.2	5.2		5.8		5	
t <sub>en</sub>	OEAB or OEBA	A or B		†	1.1	5.3		6.1		5.2	ns
t <sub>dis</sub>	OEAB or OEBA	A or B		†	1.4	4.9		4.8		4.4	ns

<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
	Power dissipation	Outputs enabled		†	41	52	~5
C <sub>pd</sub>	capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	†	6	6	рF

<sup>†</sup> This information was not available at the time of publication.




## SN74ALVCH16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES027E - JULY 1995 - REVISED MAY 2000



NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.





## SN74ALVCH16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES027E - JULY 1995 - REVISED MAY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.

D. The outputs are measured one at a time with one transition per measurement.

- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .


G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



## SN74ALVCH16601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES027E - JULY 1995 - REVISED MAY 2000



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated