查询SN74CBTS16211DGG供应商

多邦,专业PCB打样工厂,24小时加**会队行华**CBTS16211 24-BIT FET BUS SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS050B – MARCH 1998 – REVISED MAY 1998

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

The SN74CBTS16211 provides 24 bits of high-speed TTL-compatible bus switching with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device can operate as a dual 12-bit bus switch or a single 24-bit bus switch. When $1\overline{OE}$ is low, 1A is connected to 1B. When $2\overline{OE}$ is low, 2A is connected to 2B.

The SN74CBTS16211 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE					
(each	12-bit	bus	switch		

	FUNCTION		
L	A port = B port		
Н	Disconnect		

DGG, DGV, OR DL PACKAGE (TOP VIEW)					
NC [56			
1A1		55	20E		
1A2	-	54	11B1		
1A3	and the second se	53	11B2		
1A4		52	11B3		
1A5	6	51	1B4		
1A6 [50	1B5		
GND [49			
1A7 [48	11B6		
1A8	-	47	11В7		
1A9 [46	11B8		
1A10		45	1B9		
1A11	13	44	П1В10		
1A12	14	43	1B11		
2A1	15	42	1B12		
2A2	16	41	2B1		
Vcc [17	40	2B2		
2A3 [18	39	2B3		
GND [19	38	GND		
2A4 [20	37	2B4		
2A5 [21	36	2B5		
2A6 [22	35] 2B6		
2A7 [23	34	2B7		
2A8 [24	33	2B8		
2A9 [25	32] 2B9		
2A10	26	31	2B10		
2A11 [27	30]2B11		
2A12 [28	29	2B12		

NC - No internal connection




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74CBTS16211 24-BIT FET BUS SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS050B – MARCH 1998 – REVISED MAY 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DGG package	81°C/W
	DGV package	86°C/W
	DL package	74°C/W
Storage temperature range, T _{stg}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBTS16211 24-BIT FET BUS SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS050B – MARCH 1998 – REVISED MAY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITION	ONS	MIN T	YPt	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = -18 mA				-1.2	V
	Ι _{ΙL}	V _{CC} = 5.5 V,	$V_I = GND$				-1	μA
HI II	IIН	V _{CC} = 5.5 V,	V _I = 5.5 V				150	μΑ
ICC		V _{CC} = 5.5 V,	l _O = 0,	$V_{I} = V_{CC}$ or GND			3	μΑ
∆lcc‡	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0				3		рF
C _{io(OFF})	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$			5.5		рF
		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V _I = 2.4 V,	lı = 15 mA		14	20	
r _{on} §			$V_{\rm CC} = 4.5 \rm V$ $V_{\rm I} = 0$	I _I = 64 mA		5	7	Ω
		V _{CC} = 4.5 V		I _I = 30 mA		5	7	
			V _I = 2.4 V,	lı = 15 mA		8	12	

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V	V _{CC} = 5 V ± 0.5 V		UNIT
		(001101)	MIN MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A	0.35		0.25	ns
ten	OE	A or B	9.3	3.3	8.6	ns
^t dis	OE	A or B	7.1	2.8	7.9	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBTS16211 24-BIT FET BUS SWITCH WITH SCHOTTKY DIODE CLAMPING SCDS050B – MARCH 1998 – REVISED MAY 1998



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated