

March 2001 Revised March 2001

74LVTH16501 Low Voltage 18-Bit Universal Bus Transceivers with Bushold and 3-STATE Outputs

General Description

The LVTH16501 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LVTH16501 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The transceiver is designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16501 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power up/down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16501
- ESD Performance:

Human-Body Model > 2000V
Machine Model > 200V
Charged-Device Model > 1000V


Ordering Code:

Order Number	Package Number	Package Description
74LVTH16501MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVTH16501MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code



Connection Diagram



Pin Descriptions

Pin Names	Description
A ₁ -A ₁₈	Data Register A Inputs/3-STATE Outputs
B ₁ –B ₁₈	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEAB, OEBA	Output Enable Inputs

Function Table (Note 1)

	Inputs						
OEAB	LEAB	CLKAB	A _n	B _n			
L	Х	Х	Х	Z			
Н	Н	Χ	L	L			
Н	Н	Х	Н	Н			
Н	L	\uparrow	L	L			
Н	L	↑	Н	Н			
Н	L	Н	X	B ₀ (Note 2)			
Н	L	L	X	B ₀ (Note 2) B ₀ (Note 3)			

Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. $\overline{\text{OEBA}}$ is active LOW

Note 2: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

Note 3: Output level before the indicated steady-state input conditions were established.


Functional Description

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/ flip-flop on the LOW-to-HIGH transition of CLKAB. Outputenable OEAB is active-HIGH. When OEAB is HIGH, the

outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A-to-B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active-HIGH and OEBA is active-

Logic Diagram



L = LOW Voltage Level X = Immaterial Z = High Impedance

^{↑ =} LOW-to-HIGH Clock Transition

Symbol	Parameter	Value	Conditions	Units
√ _{cc}	Supply Voltage	-0.5 to +4.6		V
V _I	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 5)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
0	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	ША
l _{cc}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 4: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 5: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Parameter		V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Symbol			(V)	Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	V _O ≤ 0.1V or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2		V	$I_{OH} = -100 \mu A$
			2.7	2.4		V	$I_{OH} = -8 \text{ mA}$
			3.0	2.0		V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA
			2.7		0.5	V	I _{OL} = 24 mA
			3.0		0.4	V	I _{OL} = 16 mA
			3.0		0.5	V	I _{OL} = 32 mA
			3.0		0.55	V	I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum Drive)	2.0	75		μΑ	V _I = 0.8V
			3.0	-75		μΑ	V _I = 2.0V
I _{I(OD)}	Bushold Input Over-Drive		2.0	500		μΑ	(Note 6)
	Current to Change State		3.0	-500		μΑ	(Note 7)
I _I	Input Current		3.6		10	μΑ	V _I = 5.5V
		Control Pins	3.6		±1	μΑ	V _I = 0V or V _{CC}
		Data Pins	3.6		-5	μΑ	$V_I = 0V$
		Dala Filis	3.0		1	μΑ	$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Current	'	0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power up/down 3-STATE		0.151/		±100		V _O = 0.5V to 3.0V
	Output Current		0-1.5V		±100	μΑ	$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leakage Cu	rrent	3.6		-5	μΑ	V _O = 0.0V
I _{OZH}	3-STATE Output Leakage Cu	rrent	3.6		5	μΑ	V _O = 3.6V
I _{OZH} +	3-STATE Output Leakage Cu	rrent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,
							Outputs Disabled
ΔI_{CC}	Increase in Power Supply Cu	rrent	3.6		0.2	mA	One Input at V _{CC} – 0.6V
	(Note 8)		i				Other Inputs at V _{CC} or GND

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$			Units	Conditions	
Syllibol		(V)	Min	Тур	Max	Offics	$\mbox{C}_{\mbox{\scriptsize L}}=\mbox{50}$ pF, $\mbox{R}_{\mbox{\scriptsize L}}=\mbox{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)	

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $[\]textbf{Note 8:} \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.}$

AC Electrical Characteristics


				${\rm T_A = -40^{\circ}C}$ to +85°C, ${\rm C_L = 50}$ pF, ${\rm R_L = 500~\Omega}$					
Symbol	Paran	V _{CC} = 3	3.3 ± 0.3V	V _{CC}	Units				
			Min	Max	Min	Max	1		
f _{MAX}	CLKAB or CLKBA to B or A				150		MHz		
t _{PLH}	Propagation Delay		1.3	5.1	1.3	5.6			
t _{PHL}	Data to Outputs		1.3	4.7	1.3	5.3	ns		
t _{PLH}	Propagation Delay		1.5	5.5	1.5	6.1			
t _{PHL}	LEBA or LEAB to B or A		1.5	5.1	1.5	5.7	ns		
t _{PLH}	Propagation Delay		1.3	56	1.3	6.2			
t _{PHL}	CLKBA or CLKAB to B or A	or A 1.3 5.1 1.3					ns		
t _{PZH}	Output Enable Time	1.3 4.9 1.3				5.6	200		
t _{PZL}			1.3	5.4	1.3	6.2	ns		
t _{PHZ}	Output Disable Time			5.9	1.7	6.6	ns		
t_{PLZ}				5.8	1.7	6.3			
t _S	Setup Time	A before CLKAB	2.1		2.4				
		B before CLKBA	2.1		2.4		1		
		A or B before LE, CLK HIGH	2.4		1.6		ns		
		A or B before LE, CLK LOW	2.4		1.6				
t _H	Hold Time	A or B after CLK	1.0		1.0		ns		
		A or B after LE	1.7		1.7		115		
t _W	Pulse Width	LE HIGH	3.3		3.3		ns		
		CLK HIGH or LOW	3.3		3.3				
toslh	Output to Output Skew (Note 11)			1.0		1.0			
toshL				1.0		1.0	ns		


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com