### 捷多邦,专业PCB打样**\$N54BOT374出\$N74BCT374** OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS019C - SEPTEMBER 1988 - REVISED MARCH 2003


6D

- Operating Voltage Range of 4.5 V to 5.5 V
- State-of-the-Art BiCMOS Design Significantly Reduces I<sub>CCZ</sub>
- Full Parallel Access for Loading
- **Buffered Control Inputs**

SN54BCT374...J OR W PACKAGE SN74BCT374 . . . DW, N, OR NS PACKAGE (TOP VIEW)

	(	*:-**,	
OE		20	V <sub>CC</sub>
1Q	2	19	II 8Q
1D			8D
2D		17	] 7D
2Q		16	] 7Q
3Q		15	] 6Q
3D		14	] 6D
4D	8		] 5D
4Q		12	] 5Q
GND	10	11	CLK

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- **ESD Protection Exceeds JESD 22** 2000-V Human-Body Model (A114-A)



9 10 11 12 13

#### description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'BCT374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (OE) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74BCT374N	SN74BCT374N	
0°C to 70°C	SOIC - DW	Tube	SN74BCT374DW	BCT374	
0.0 10 70.0	SOIC - DVV	Tape and reel	SN74BCT374DWR	BC13/4	
	SOP - NS	Tape and reel	SN74BCT374NSR	BCT374	
197	CDIP – J	Tube	SNJ54BCT374J	SNJ54BCT374J	
-55°C to 125°C	CFP – W	Tube	SNJ54BCT374W	SNJ54BCT374W	
The same of	LCCC – FK	Tube	SNJ54BCT374FK	SNJ54BCT374FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



U TEXAS

### SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS019C - SEPTEMBER 1988 - REVISED MARCH 2003


### description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

# FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
Œ	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	$Q_0$
Н	Χ	Χ	Z

### logic diagram (positive logic)



To Seven Other Channels

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	–0.5 V to 5.5 V
Voltage range applied to any output in the high state, V <sub>O</sub>	0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub>	–30 mA
Current into any output in the low state: SN54BCT374	96 mA
SN74BCT374	128 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	58°C/W
N package	69°C/W
NS package	60°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



## SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS019C - SEPTEMBER 1988 - REVISED MARCH 2003

### recommended operating conditions (see Note 3)

		SN54BCT374		SN74BCT374			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
lικ	Input clamp current			-18			-18	mA
ІОН	High-level output current			-2			-15	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN	SN54BCT374			SN74BCT374			
PARAMETER	15	ST CONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
Voн	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V	
		$I_{OH} = -15 \text{ mA}$				2	3.1			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	$I_{OL} = 48 \text{ mA}$		0.38	0.55				<b>V</b>	
VOL	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$					0.42	0.55	٧	
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V			0.4			0.4	mA	
lіН	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
Iլլ	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V			-0.6			-0.6	mA	
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-100		-225	-100		-225	mA	
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50			50	μΑ	
lozl	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$			-50			-50	μΑ	
<sup>I</sup> CCL	V <sub>CC</sub> = 5.5 V			37	60		37	60	mA	
Іссн	V <sub>CC</sub> = 5.5 V			2	5		2	5	mA	
Iccz	V <sub>CC</sub> = 5.5 V			5	8		5	8	mA	
C <sub>i</sub>	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 2.5 V or 0.5 V		6	·		6		pF	
Co	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V		10			10		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS019C - SEPTEMBER 1988 - REVISED MARCH 2003

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub>	$V_{CC} = 5 \text{ V},$ $T_A = 25^{\circ}\text{C}$		SN54BCT374		SN74BCT374	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			70		70		70	MHz
t <sub>W</sub>	Pulse duration	CLK high	7		8		7		ns
t <sub>su</sub>	Setup time before CLK↑	Data high or low	6.5		6.5		6.5		ns
t <sub>h</sub>	Hold time after CLK↑	Data high or low	0		0		0		ns


### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub> R1 R2 T <sub>A</sub>	CC = 5 V = 50 pl = 500 Ω = 500 Ω = 25°C	F, 2, 2,	C <sub>l</sub> R <sup>2</sup> R2	_ = 50 p l = 500 s 2 = 500 s \ = MIN	Ω,		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			70			70		70		MHz
<sup>t</sup> PLH	CLK	Q	2	7.2	9.1	2	11.6	2	10.6	no
t <sub>PHL</sub>	CLK	Ų	2	7.1	8.8	2	10.6	2	10	ns
<sup>t</sup> PZH	ŌĒ	0	1	8.3	10.1	1	12.7	1	12.3	ns
<sup>t</sup> PZL	OE	Q	1	8.6	10.6	1	13	1	12.7	115
<sup>t</sup> PHZ	ŌĒ	Q	1	4.7	6.3	1	7.1	1	6.8	ne
tPLZ	OL	y	1	4.8	6.3	1	7.5	1	6.8	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SCBS019C - SEPTEMBER 1988 - REVISED MARCH 2003

#### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES (see Note D)

**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** 

1.5 V

0.3 V

0 V

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

(see Note D)

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $t_r = t_f \leq 2.5$  ns, duty cycle = 50%.

(see Notes C and D)

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. When measuring propagation delay times of 3-state outputs, switch S1 is open.

 $v_{OL}$ 

F. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







17-Oct-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9051601M2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9051601MRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9051601MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC
SN74BCT374DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74BCT374DBR	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74BCT374DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT374DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT374DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT374N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74BCT374NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74BCT374NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT374NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54BCT374FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54BCT374J	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54BCT374W	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



#### FK (S-CQCC-N\*\*)

#### 28 TERMINAL SHOWN

#### **LEADLESS CERAMIC CHIP CARRIER**



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

# DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

#### 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265