



October 2001 Revised October 2001 '4ALVC16601 Low Voltage 18-Bit Universal Bus

Transceivers with 3.6V Tolerant Inputs and Outputs

# 74ALVC16601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The ALVC16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA and CLKENBA.

The ALVC16601 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The ALVC16601 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- 1.65V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub> (A to B, B to A)
- 3.4 ns max for 3.0V to 3.6V  $V_{CC}$ 
  - 4.0 ns max for 2.3V to 2.7V V<sub>CC</sub>
- 7.0 ns max for 1.65V 1.95V V<sub>CC</sub>
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance: Human body model > 2000V
  - Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

# Ordering Code:

Order Number	Package Number	Package Description
74ALVC16601GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74ALVC16601MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only


Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagrams**

Pin Assignment for TSSOP

				1
OEAB -	1	$\bigcirc$	56	CLKENAB
LEAB —	2		55	- CLKAB
A1 —	3		54	— в <sub>1</sub>
GND —	4		53	- GND
A2 -	5		52	— в <sub>2</sub>
A3 —	6		51	— В <sub>3</sub>
v <sub>cc</sub> —	7		50	-v <sub>cc</sub>
A4	8		49	— B <sub>4</sub>
A5 —	9		48	— В <sub>5</sub>
A <sub>6</sub> —	10		47	— В <sub>6</sub>
GND —	11		46	- GND
A <sub>7</sub> —	12		45	— В <sub>7</sub>
A <sub>8</sub> —	13		44	— в <sub>8</sub>
A <sub>9</sub> —	14		43	— в <sub>9</sub>
A <sub>10</sub> —	15		42	— В <sub>10</sub>
A <sub>11</sub> -	16		41	— В <sub>11</sub>
A <sub>12</sub> —	17		40	— В <sub>1 2</sub>
GND —	18		39	- GND
A <sub>13</sub> —	19		38	— В <sub>13</sub>
A <sub>14</sub> —	20		37	— B <sub>1 4</sub>
A <sub>15</sub> —	21		36	— B <sub>15</sub>
v <sub>cc</sub> —	22		35	-v <sub>cc</sub>
A <sub>16</sub> —	23		34	— В <sub>16</sub>
A <sub>17</sub> —	24		33	— В <sub>17</sub>
GND —	25		32	— GND
A <sub>18</sub> —	26		31	— B <sub>18</sub>
OEBA -	27		30	- CLKBA
LEBA —	28		29	CLKENBA

#### Pin Assignment for FBGA



(Top Thru View)

### **Pin Descriptions**

Pin Names	Description
OEAB, OEBA	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A <sub>1</sub> -A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
B <sub>1</sub> -B <sub>18</sub>	Side B Inputs or 3-STATE Outputs

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	A <sub>2</sub>	A <sub>1</sub>	OEAB	CLKENAB	B <sub>1</sub>	B <sub>2</sub>
В	A <sub>4</sub>	A <sub>3</sub>	LEAB	CLKAB	B <sub>3</sub>	B <sub>4</sub>
С	A <sub>6</sub>	A <sub>5</sub>	V <sub>CC</sub>	V <sub>CC</sub>	В <sub>5</sub>	B <sub>6</sub>
D	A <sub>8</sub>	A <sub>7</sub>	GND	GND	В <sub>7</sub>	B <sub>8</sub>
Е	A <sub>10</sub>	A <sub>9</sub>	GND	GND	B <sub>9</sub>	B <sub>10</sub>
F	A <sub>12</sub>	A <sub>11</sub>	GND	GND	B <sub>11</sub>	B <sub>12</sub>
G	A <sub>14</sub>	A <sub>13</sub>	V <sub>CC</sub>	V <sub>CC</sub>	В <sub>13</sub>	B <sub>14</sub>
н	A <sub>16</sub>	A <sub>15</sub>	OEBA	CLKBA	B <sub>15</sub>	B <sub>16</sub>
J	A <sub>17</sub>	A <sub>18</sub>	LEBA	CLKENBA	B <sub>18</sub>	B <sub>17</sub>

#### **Truth Table**

(Note 4)


	Inputs							
CLKENAB	OEAB	LEAB	CLKAB	An	B <sub>n</sub>			
Х	Н	Х	х	Х	Z			
Х	L	н	х	L	L			
Х	L	н	х	н	н			
н	L	L	х	Х	B <sub>0</sub> (Note 5)			
Н	L	L	х	Х	B <sub>0</sub> (Note 5)			
L	L	L	$\uparrow$	L	L			
L	L	L	$\uparrow$	Н	Н			
L	L	L	L	Х	B <sub>0</sub> (Note 5)			
L	L	L	Н	Х	B <sub>0</sub> (Note 6)			

H = HIGH Voltage Level L = LOW Voltage Level

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, CLKBA, and  $\overline{\text{CLKENBA}}$ .

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



# Absolute Maximum Ratings(Note 7)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 8)	–0.5V to V_CC +0.5V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} < 0V$	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$

# Recommended Operating Conditions (Note 9)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{\text{IN}}$ = 0.8V to 2.0V, $V_{\text{CC}}$ = 3.0V	10 ns/V
Note 7: The Absolute Maximum Ratings are those	e values beyond which

Note 7: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 8:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 9: Floating or unused inputs must be held HIGH or LOW.


# **DC Electrical Characteristics**


Symbol	Parameter	Conditions	v <sub>cc</sub>	Min	Max	Units	
Gymbol	i alameter	Conditions	(V)		max	00	
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 -1.95	$0.65 \times V_{CC}$			
			2.3 - 2.7	1.7		V	
			2.7 - 3.6	2.0			
V <sub>IL</sub>	LOW Level Input Voltage		1.65 -1.95		0.35 x V <sub>CC</sub>		
			2.3 - 2.7		0.7	V	
			2.7 - 3.6		0.8		
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2			
		$I_{OH} = -4 \text{ mA}$	1.65	1.2			
		I <sub>OH</sub> = -6 mA	2.3	2			
		I <sub>OH</sub> = -12 mA	2.3	1.7		V	
			2.7	2.2			
			3.0	2.4			
		I <sub>OH</sub> = -24 mA	3.0	2			
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2		
		I <sub>OL</sub> = 4 mA	1.65		0.45		
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V	
		I <sub>OL</sub> = 12mA	2.3		0.7	v	
			2.7		0.4		
		I <sub>OL</sub> = 24 mA	3		0.55		
I <sub>I</sub>	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μΑ	
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ	
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μA	

				Τ <sub>Α</sub> =	-40°C to -	⊦85°C, R <sub>L</sub> =	<b>500</b> Ω			
Symbol	Parameter	C <sub>L</sub> = 50 pF					C <sub>L</sub> =	30 pF		Units
Symbol	Parameter	V $_{CC}$ = 3.3V $\pm$ 0.3V		V cc	V <sub>CC</sub> = 2.7V		V $_{CC}$ = 2.5V $\pm$ 0.2V		V $_{CC}$ = 1.8V $\pm$ 0.15V	
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		200		100		ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	1.3	3.4	1.5	4.0	1.0	3.5	1.5	7.0	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay CLK to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
t <sub>S</sub>	Setup Time	1.5		1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		1.0		ns

# Capacitance

Symbol	Parameter		Conditions	T <sub>A</sub> = +25°C		Units
	Faiametei		Conditions	v <sub>cc</sub>	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance Outputs Enabled		f = 10 MHz, C <sub>L</sub> = 50 pF	3.3	20	۶E
				2.5	20	pF





74ALVC16601

