

October 2001 Revised October 2001

74ALVC16821

Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

General Description

The ALVC16821 contains twenty non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications.

The 74ALVC16821 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74ALVC16821 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PE}
 - 4.0 ns max for 3.0V to 3.6V V $_{\rm CC}$ 4.9 ns max for 2.3V to 2.7V V $_{\rm CC}$ 8.8 ns max for 1.65V to 1.95V V $_{\rm CC}$
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:


Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

| | Order Number | Package Number | Package Descriptions | | | |
|--|----------------|----------------|---|--|--|--|
| | 74ALVC16821MTD | MTD56 | 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide | | | |
| Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. | | | | | | |

Logic Symbol




Pin Descriptions

| Pin Names | Description |
|--|----------------------------------|
| OE _n CLK _n D ₀ -D ₁₉ | Output Enable Input (Active LOW) |
| CLK _n | Clock Input |
| D ₀ -D ₁₉ | Inputs |
| O ₀ -O ₁₉ | Outputs |



Connection Diagram



Truth Tables

| | Inputs | | | | | |
|------------------|-----------------|--------------------------------|--------------------------------|--|--|--|
| CLK ₁ | OE ₁ | D ₀ -D ₉ | O ₀ -O ₉ | | | |
| Х | Н | Х | Z | | | |
| ~ | L | L | L | | | |
| ~ | L | Н | Н | | | |
| L or H | L | Х | On | | | |


| | Outputs | | |
|------------------|-----------------|----------------------------------|----------------------------------|
| CLK ₂ | OE ₂ | D ₁₀ -D ₁₉ | O ₁₀ -O ₁₉ |
| Х | Н | Х | Z |
| ~ | L | L | L |
| ~ | L | Н | Н |
| L or H | L | Х | O ₀ |

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial (HIGH or LOW, inputs may not float)
- $Z = High\ Impedance$ $O_0 = Previous\ O_0$ before LOW-to-HIGH transition of Clock
- = LOW-to-HIGH transition

Functional Description

The 74ALVC16821 contains twenty D-type flip-flops with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of each other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CLK) transition. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the flip-flops.

Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

1.65V to 3.6V

-40°C to +85°C

0V to V_{CC} 0V to V_{CC}

10 ns/V

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions (Note 4)

Power Supply

Operating

Input Voltage (V_I)

Output Voltage (V_O)

Supply Voltage (V $_{CC}$) -0.5V to +4.6V

DC Input Voltage (V_I) -0.5V to 4.6V

Output Voltage (V_O) (Note 3) -0.5V to V_{CC} +0.5V DC Input Diode Current (I_{IK})

 $V_1 < 0V$ —50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ –50 mA

DC Output Source/Sink Current

(I_{OH}/I_{OL})
DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ±100 mA

Storage Temperature Range (T_{STG}) -65°C to +150°C

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Free Air Operating Temperature (T_A)

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$

Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

| Symbol | Parameter | Conditions | V _{CC} | Min | Max | Units |
|------------------|---------------------------------------|----------------------------------|-----------------|------------------------|------------------------|-------|
| 0,20. | - arameter | - Containe | (V) | | ux | • |
| V _{IH} | HIGH Level Input Voltage | | 1.65 - 1.95 | 0.65 x V _{CC} | | |
| | | | 2.3 - 2.7 | 1.7 | | V |
| | | | 2.7 - 3.6 | 2.0 | | |
| V _{IL} | LOW Level Input Voltage | | 1.65 - 1.95 | | 0.35 x V _{CC} | |
| | | | 2.3 - 2.7 | | 0.7 | V |
| | | | 2.7 - 3.6 | | 0.8 | |
| V _{OH} | HIGH Level Output Voltage | I _{OH} = 100 μA | 1.65 - 3.6 | V _{CC} - 0.2 | | |
| | | I _{OH} = -4 mA | 1.65 | 1.2 | | |
| | | $I_{OH} = -6 \text{ mA}$ | 2.3 | 2.0 | | |
| | | $I_{OH} = -12 \text{ mA}$ | 2.3 | 1.7 | | V |
| | | | 2.7 | 2.2 | | |
| | | | 3.0 | 2.4 | | |
| | | I _{OH} = -24 mA | 3.0 | 2 | | |
| V _{OL} | LOW Level Output Voltage | I _{OL} = 100 μA | 1.65 - 3.6 | | 0.2 | |
| | | I _{OL} = 4 mA | 1.65 | | 0.45 | |
| | | I _{OL} = 6 mA | 2.3 | | 0.4 | V |
| | | I _{OL} = 12 mA | 2.3 | | 0.7 | V |
| | | | 2.7 | | 0.4 | |
| | | I _{OL} = 24 mA | 3.0 | | 0.55 | |
| I _I | Input Leakage Current | $0 \le V_1 \le 3.6V$ | 3.6 | | ±5.0 | μΑ |
| I _{OZ} | 3-STATE Output Leakage | 0 ≤ V _O ≤ 3.6V | 3.6 | | ±10 | μΑ |
| Icc | Quiescent Supply Current | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 | | 40 | μΑ |
| Δl _{CC} | Increase in I _{CC} per Input | $V_{IH} = V_{CC} - 0.6V$ | 3 - 3.6 | | 750 | μΑ |

±50 mA

AC Electrical Characteristics

| | | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$ | | | | | | | | |
|-------------------------------------|--|--|-----|------------------------|------------------------|--------------------------|-----|-----------------------|-----|--------|
| Symbol | Parameter | C _L = 50 pF | | | C _L = 30 pF | | | Units | | |
| Symbol | raiailletei | $\text{V}_{\text{CC}} = \text{3.3V} \pm \text{0.3V}$ | | V _{CC} = 2.7V | | $V_{CC} = 2.5V \pm 0.2V$ | | $V_{CC}=1.8V\pm0.15V$ | | Ullits |
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| f _{MAX} | Maximum Clock Frequency | 250 | | 200 | | 200 | | 100 | | MHz |
| t _{PHL} , t _{PLH} | Propagation Delay CLK to O _n | 1.3 | 4.0 | 1.5 | 4.9 | 1.0 | 4.4 | 1.5 | 8.8 | ns |
| t _{PZL} , t _{PZH} | Output Enable Time | 1.3 | 4.2 | 1.5 | 5.3 | 1.0 | 4.7 | 1.5 | 9.8 | ns |
| t _{PLZ} , t _{PHZ} | Output Disable Time | 1.3 | 4.2 | 1.5 | 4.7 | 1.0 | 4.2 | 1.5 | 7.6 | ns |
| t _W | Pulse Width | 1.5 | | 1.5 | | 1.5 | | 4.0 | | ns |
| t _S | Setup Time | 1.5 | | 1.5 | | 1.5 | | 2.5 | | ns |
| t _H | Hold Time | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |

Capacitance

| Symbol Parameter | | | Conditions | T _A = +25°C | | Units |
|------------------|-------------------------------|-----------------|------------------------------------|------------------------|---------|-------|
| Зушьог | Farameter | | Conditions | V _{CC} | Typical | Units |
| C _{IN} | Input Capacitance | | $V_I = 0V$ or V_{CC} | 3.3 | 6 | pF |
| C _{OUT} | Output Capacitance | | $V_I = 0V \text{ or } V_{CC}$ | 3.3 | 7 | pF |
| C _{PD} | Power Dissipation Capacitance | Outputs Enabled | f = 10 MHz, C _L = 50 pF | 3.3 | 20 | pF |
| | | | | 2.5 | 20 | ρı |

AC Loading and Waveforms





TABLE 1. Values for Figure 1

| TEST | SWITCH |
|-------------------------------------|---------|
| t _{PLH} , t _{PHL} | Open |
| t_{PZL} , t_{PLZ} | V_{L} |
| t_{PZH} , t_{PHZ} | GND |

FIGURE 1. AC Test Circuit

TABLE 2.

| Symbol | V _{cc} | | | | | | | |
|-----------------|------------------------|------------------------|-------------------------|-------------------------|--|--|--|--|
| Cymbol | $3.3V \pm 0.3V$ | 2.7V | 2.5V ± 0.2V | 1.8V ± 0.15V | | | | |
| V _{mi} | 1.5V | 1.5V | V _{CC} /2 | V _{CC} /2 | | | | |
| V _{mo} | 1.5V | 1.5V | V _{CC} /2 | V _{CC} /2 | | | | |
| V _X | V _{OL} + 0.3V | V _{OL} + 0.3V | V _{OL} + 0.15V | V _{OL} + 0.15V | | | | |
| V _Y | V _{OH} – 0.3V | V _{OH} – 0.3V | V _{OH} – 0.15V | V _{OH} – 0.15V | | | | |
| V_L | 6V | 6V | V _{CC} *2 | V _{CC} *2 | | | | |



OUTPUT CONTROL

to the second second

FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic



and t_{rec} Waveforms

FIGURE 5. Propagation Delay, Pulse Width





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com