
- Member of the Texas Instruments Widebus ™ Family
- Advanced BiCMOS Technology
- Independent Asynchronous Inputs and Outputs
- Two Separate 512 × 18 FIFOs Buffering Data in Opposite Directions
- Programmable Almost-Full/Almost-Empty Flags

- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Supports Clock Rates up to 67 MHz
- Package Options Include 80-Pin Quad Flat (PH) and 80-Pin Thin Quad Flat (PN) Packages

PH PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

(TOP VIEW) DCKA DOK PENA GND SAB N N N RST БA 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 AF/AEB AF/AEA 60 L HFB HFA 2 59 L FULLA FULLB 3 58 GND GND 57 [ 4 A0 56 B0 Π5 6 A1 B1 55 [ Vcc ٦ 7 54 🗌 Vcc A2 8 53 B2 A3 Π9 52 🛛 B3 GND 51 GND 0 10 50 🗆 Β4 A4 11 49 A5 B5 12 48 GND 13 GND 47 A6 B6 0 14 46 [ A7 0 15 B7 GND 45 GND 16 A8 17 44 B8 A9 18 43 [ B9 Vcc 19 42 Vcc 41 Ц A10 B10 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 

**PN PACKAGE** 

### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7820 is arranged as two  $512 \times 18$ -bit FIFOs for high speed and fast access times. It processes data at rates up to 67 MHz with access times of 12 ns in a bit-parallel format.

The SN74ABT7820 consists of bus-transceiver circuits, two  $512 \times 18$  FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs (GAB and GBA) control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN74ABT7820.


The SN74ABT7820 is characterized for operation from 0°C to 70°C.



SN74ABT7820 512 × 18 × 2

STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCAS206D - AUGUST 1991 - REVISED APRIL 1998



**Figure 1. Bus-Management Functions** 



#### SELECT-MODE CONTROL TABLE

CON	TROL	OPERATION					
SBA	SAB	A BUS	B BUS				
L	L	Real-time B-to-A bus	Real-time A-to-B bus				
Н	L	FIFO B-to-A bus	Real-time A-to-B bus				
L	Н	Real-time B-to-A bus	FIFO A-to-B bus				
Н	Н	FIFO B-to-A bus	FIFO A-to-B bus				


#### OUTPUT-ENABLE CONTROL TABLE

CONT	TROL	OPERATION				
GBA	GAB	A BUS	B BUS			
L	L	Isolation/input to A bus	Isolation/input to B bus			
Н	L	A bus enabled	Isolation/input to B bus			
L	Н	Isolation/input to A bus	B bus enabled			
Н	Н	A bus enabled	B bus enabled			

Figure 1. Bus-Management Functions (Continued)




logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the PH package.



## logic diagram (positive logic)






## **Terminal Functions**

TERMINAL	I/O	DESCRIPTION							
A0-A17	I/O	Port-A data. The 18-bit bidirectional data port for side A.							
AF/AEA	0	FIFO A almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEA is high when FIFO A contains X or fewer words or $(512 - Y)$ or more words. AF/AEA is set high after FIFO A is reset.							
AF/AEB	0	FIFO B almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEB is high when FIFO B contains X or fewer words or $(512 - Y)$ or more words. AF/AEB is set high after FIFO B is reset.							
B0-B17	I/O	Port-B data. The 18-bit bidirectional data port for side B.							
EMPTYA	0	FIFO A empty flag. EMPTYA is low when FIFO A is empty and high when FIFO A is not empty. EMPTYA is set low after FIFO A is reset.							
EMPTYB	0	FIFO B empty flag. EMPTYB is low when FIFO B is empty and high when FIFO B is not empty. EMPTYB is set low after FIFO B is reset.							
FULLA	0	FIFO A full flag. FULLA is low when FIFO A is full and high when FIFO A is not full. FULLA is set high after FIFO A is reset.							
FULLB	0	FIFO B full flag. FULLB is low when FIFO B is full and high when FIFO B is not full. FULLB is set high after FIFO B is reset.							
GAB	Ι	Port-B output enable. B0-B17 outputs are active when GAB is high and in the high-impedance state when GAB is low.							
GBA	Ι	Port-A output enable. A0-A17 outputs are active when GBA is high and in the high-impedance state when GBA is low.							
HFA	0	FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or fewer words. HFA is set low after FIFO A is reset.							
HFB	0	FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or fewer words. HFB is set low after FIFO B is reset.							
LDCKA	I	FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO A is sent directly to the FIFO A data outputs.							
LDCKB	I	FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO B is sent directly to the FIFO B data outputs.							
PENA	I	FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on A0–A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high.							
PENB	I	FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on B0–B7 is latched as an AF/AEB offset value when PENB is low and LDCKB is high.							
RSTA	Ι	FIFO A reset. A low level on RSTA resets FIFO A forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high.							
RSTB	Ι	FIFO B reset. A low level on RSTB resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high.							
SAB	I	Port-B read select. SAB selects the source of B0–B17 read data. A low level selects real-time data from A0–A17. A high level selects the FIFO A output.							
SBA	I	Port-A read select. SBA selects the source of A0–A17 read data. A low level selects real-time data from B0 – B17. A high level selects the FIFO B output.							
UNCKA	Ι	FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high.							
UNCKB	I	FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high.							





G

12 × 18 × 2 TROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

**SN74ABT7820** 

Figure 2. Timing Diagram for FIFO  $A^{\dagger}$ 

## offset values for AF/AE

The AF/AE flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or fewer words or (512 - Y) or more words.

To program the offset values for AF/AEA, program enable ( $\overline{PENA}$ ) can be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on A0–A7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding  $\overline{PENA}$  low for another low-to-high transition of LDCKA reprograms Y to the binary value on A0–A7 at the time of the second LDCKA low-to-high transition.

PENA can be brought back high only when LDCKA is low during the first two LDCKA cycles. PENA can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 3). To use the default values of X = Y = 128 for AF/AEA, PENA must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed. The AF/AEB flag is programmed in the same manner. PENB enables LDCKB to program the AF/AEB offset values taken from B0–B7.




Figure 3. Programming X and Y Separately for AF/AEA



## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	+ 0.5 V to 5.5 V . 48 mA -18 mA -50 mA 76°C/W
PN package Storage temperature range, T <sub>stg</sub> 65°C t	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
I <sub>ОН</sub>	High-level output current			-12	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			5	ns/V
Т <sub>А</sub>	Operating free-air temperature	0		70	°C



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST	MIN	түр†	MAX	UNIT		
VIK		V <sub>CC</sub> = 4.5 V,	lj = – 18 mA					-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 3 mA			2.5			
Vон		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = – 3 mA			3			V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 12 mA			2			
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA					0.55	V
l		V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} \text{ or } GI$	ND				±5	μΑ
lozн‡		V <sub>CC</sub> = 5.5 V,	5.5 V, $V_0 = 2.7 V$					50	μΑ
lozl‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$					-50	μΑ
۱ <sub>0</sub> §		V <sub>CC</sub> = 5.5 V,	$V_{O} = 2.5 V$			-40	-100	-180	mA
					Outputs high			15	
ICC		V <sub>CC</sub> = 5.5 V,	IO = 0,	$V_I = V_{CC} \text{ or } GND$	Outputs low			95	mA
					Outputs disabled			15	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5		6		pF			
Co	Flags	V <sub>O</sub> = 2.5 V or 0.		4		pF			
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.		8		pF			

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.
§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

			'ABT78	320-15	'ABT78	20-20	'ABT78	20-25	'ABT78	20-30	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock freque	ency		67		50		40		33	MHz
		LDCKA, LDCKB high	4		6		9		11		
		LDCKA, LDCKB low	4		6		9		11		
tw	Pulse duration	UNCKA, UNCKB high	4		6		9		11		ns
	uuration	UNCKA, UNCKB low	4		6		9		11		
		RSTA, RSTB low	6		8		10		12		
		A0−A17 before LDCKA↑ and B0−B17 before LDCKB↑	3		4		4		4		
t <sub>su</sub>	Setup time	PENA before LDCKA↑ and PENB before LDCKB↑	5		5		5		5		ns
		LDCKA inactive before RSTA high and LDCKB inactive before RSTB high	3		3		4		4		
		A0−A17 after LDCKA↑ and B0−B17 after LDCKB↑	0		0		0		0		
<sup>t</sup> h	Hold time	PENA after LDCKA low and PENB after LDCKB low	2		2		2		2		ns
		LDCKA inactive after RSTA high and LDCKB inactive after RSTB high	3		3		4		4		



switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 5)


DADAMETER	FROM	то	'A	'ACT7820-15			320-20	'ACT7820-25		5 'ACT7820-30		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fmax	LDCK, UNCK		67			50		40		33.3		MHz
<b>.</b> .	LDCKA↑, LDCKB↑	B/A	4		14	4	15	4	18	4	20	
<sup>t</sup> pd	UNCKA↑, UNCKB↑	B/A	4	9	12	4	13.5	4	15	4	17	ns
<sup>t</sup> pd <sup>‡</sup>	UNCKA↑, UNCKB↑	B/A		8								ns
<sup>t</sup> PLH	LDCKA↑, LDCKB↑	EMPTYA,	4		14	4	15	4	17	4	19	
<sup>t</sup> PHL	UNCKA↑, UNCKB↑	EMPTYB	4		13	4	14	4	16	4	18	ns
<sup>t</sup> PHL	RSTA low, RSTB low	EMPTYA, EMPTYB	6		16	6	16	6	18	6	20	ns
<sup>t</sup> PHL	LDCKA↑, LDCKB↑	FULLA, FULLB	6		13	6	14	6	16	6	18	ns
	UNCKA↑, UNCKB↑	FULLA,	6		15	6	15	6	17	6	19	ns
<sup>t</sup> PLH	RSTA low, RSTB low	FULLB	8		20	8	20	8	22	8	22	115
+ .	LDCKA↑, LDCKB↑	AF/AEA,	8		16	8	17	8	18	8	20	ns
<sup>t</sup> pd	UNCKA↑, UNCKB↑	AF/AEB	8		16	8	17	8	18	8	20	115
<sup>t</sup> PLH	RSTA low, RSTB low	AF/AEA, AF/AEB	2		12	2	14	2	16	2	18	ns
<sup>t</sup> PLH	LDCKA↑, LDCKB↑	HFA, HFB	8		15	8	15	8	17	8	19	ns
	UNCKA, UNCKB		8		15	8	15	8	17	8	19	
<sup>t</sup> PHL	RSTA low, RSTB low	HFA, HFB	2		12	2	14	2	16	2	18	ns
<sup>t</sup> pd	SAB/SBA§	B/A	2		10	2	11	2	12	2	14	ns
чра	A/B		2		9	2	10	2	11	2	13	113
ten	GBA/GAB	A/B	2		6.5	2	8	2	10	2	12	ns
<sup>t</sup> dis	GBA/GAB	A/B	2		11	2	12	2	13	2	14	ns

<sup>†</sup> All typical values are at 5 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> This parameter is measured with a 30-pF load (see Figure 5).

§ These parameters are measured with the internal output state of the storage register opposite that of the bus input.






## PARAMETER MEASUREMENT INFORMATION

NOTE A: CL includes probe and jig capacitance.

Figure 4. Load Circuit and Voltage Waveforms









## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
107820-15PNG4	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
107820-20PNG4	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ABT7820-15PH	ACTIVE	QFP	PH	80	66	TBD	A42	Level-3-220C-168 HR
SN74ABT7820-15PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ABT7820-20PH	ACTIVE	QFP	PH	80	66	TBD	A42	Level-3-220C-168 HR
SN74ABT7820-20PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ABT7820-25PH	ACTIVE	QFP	PH	80	66	TBD	A42	Level-3-220C-168 HR
SN74ABT7820-25PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ABT7820-30PH	ACTIVE	QFP	PH	80	66	TBD	A42	Level-3-220C-168 HR
SN74ABT7820-30PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MQFP010 – JANUARY 1998

## PH (R-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.




## **MECHANICAL DATA**

MTQF010A - JANUARY 1995 - REVISED DECEMBER 1996

### PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated