TPS65120, TPS65121, TPS65123, TPS65124

SLVS531-JUNE 2004

SINGLE-INDUCTOR QUADRUPLE-OUTPUT TFT LCD POWER SUPPLY

FEATURES

- Main Output, V_{MAIN}
 - Adjustable Voltage, 3.0 V to 5.6 V/25 mA
 - Post-Regulated for Low Ripple (5mV_{PP})
 - ±0.8% Typical Accuracy
 - Efficiency up to 83%
- Positive Output, V_{GH}
 - Adjustable Voltage up to 20 V/2 mA
 - ±3% Typical Accuracy
- Negative Output, V_{GL}
 - Adjustable Voltage down to -18 V/2 mA
 - ± 3% Typical Accuracy
- Auxiliary 1.8 V/3.3 V Linear Regulator

- Automatic or Programmable Power Sequencing
- Complete 1 mm Component Profile Solution
- 2.5 V to 5.5 V Input Voltage Range
- Output Short Circuit Protected
- 16-Pin QFN Package $(3 \times 3 \times 0.9 \text{ mm})$

APPLICATIONS

- Small Form Factor a-Si and LTPS TFT LCD
- Cell Phones, Smart Phones
- PDAs, Pocket PCs
- Portable DVD
- Digital-Still Cameras, Camcorders
- Handheld Instruments
- Portable GPS
- Car Navigation Systems

DESCRIPTION

The TPS6512x DC-DC converter supplies all three voltages required by amorphous-silicon (a-Si) and low-temperature poly-silicon (LTPS) TFT-LCD displays. The compact layout of the TPS6512x uses a single inductor to generate independently-regulated positive and negative outputs. A free-running variable peak current PWM control scheme time-multiplexes the inductor between outputs. This control architecture operates at a pseudo-fixed-frequency to provide fast response to line and load transients while maintaining a relatively constant switching frequency and high efficiency over a wide range of input and output voltages. Due to the high switching frequency capability of the device, inexpensive and ultra-thin 8.2 or 10 µH inductors can be used.

The main output, V_{MAIN} , is post-regulated to provide a low-ripple source drive voltage for the LCD display. The auxiliary outputs generate a boosted output voltage, V_{GH} , up to 20 V, and a negative output voltage, V_{GL} , down to -18 V for the LCD gate drive. The device has internal current limiting for high reliability under fault conditions. Additionally, the device offers a fixed output linear regulator for the LCD logic circuitry.




Figure 1. Typical Application




Figure 2. Core Converter Efficiency

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS65120, TPS65121, TPS65123, TPS65124







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	INTEGRATED LINEAR REGULATOR	POWER SEQUENCING	PACKAGE	PART NUMBER ⁽¹⁾	PACKAGE MARKING
	Fixed 3.3V output voltage	Automatic Power-Up/Down	3 × 3 QFN-16	TPS65120RGT	BKA
	Fixed 1.8V output voltage	Automatic Power-Up/Down	3 × 3 QFN-16	TPS65121RGT	BKB
-40 to 85°C	NO	Automatic Power-Up/Down	3 × 3 QFN-16	TPS65123RGT	BKC
	NO	Programmable Power-Up/Down	3 × 3 QFN-16	TPS65124RGT	BKD

⁽¹⁾ The xyz package is available in tape and reel. Add R suffix (xyzR) to order quantities of TBD parts. Add T suffix (xyzT) to order quantities of 250 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
	VIN	-0.3 V to +6 V
Input voltage (2)	SWN	V _{IN} - 24 V to V _{IN} +0.3 V
	SWP	- 0.3 V to +23 V
	VGH	- 0.3 V to +21 V
Voltage ⁽²⁾	VMAIN, LDOIN, LDOOUT, ENVGL, ENVGH	- 0.3 V to +6 V
	воот	- 0.3 V to +6.2 V
Input voltage at GATE	E, EN, RUN ⁽²⁾	-0.3 V to V _{IN} + 0.3 V
Power dissipation		Internally limited
Operating temperature range		-40°C to 85°C
Maximum operating junction temperature, T _J (max)		135°C
Storage temperature range		65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS(1)

PACKAGE	$R_{\theta JA}$	DERATING FACTOR ABOVE T _A = 25°C	
RGT	68°C/W	15mW/°C	

Maximum power dissipation is a function of T_J(max), θ_{JA} and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = [T_J(max)-T_A]/ θ_{JA}.

⁽²⁾ All voltage values are with respect to network ground terminal.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 3.6 \text{ V}$, EN = RUN = V_{IN} , L = 10 μ H, $T_A = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$, typical values are at $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ER STAGE					
Input voltage for full load operation	$ \begin{array}{l} R_{L_MAIN}{\geq} 330~\Omega \text{ at V}_{MAIN} = 5~\text{V}, \\ R_{L_VGH}{\geq} 12~\text{k}\Omega \text{ at V}_{GH} = 12~\text{V}, \\ R_{L_VGL}{\geq} 12~\text{k}\Omega \text{ at V}_{GL} = -12~\text{V}, \\ V_{LDOIN}{=}~\text{GND}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \end{array} $	2.7	,	5.5	V
Minimum input voltage for start-up	$\begin{array}{l} R_{L_MAIN}{\geq} 660~\Omega \text{ at V}_{MAIN} = 5~\text{V}, \\ R_{L_VGH}{\geq} 24~\text{k}\Omega \text{ at V}_{GH} = 12~\text{V}, \\ R_{L_VGL}{\geq} 24~\text{k}\Omega \text{ at V}_{GL} = -12~\text{V}, \\ V_{LDOIN}{=}~\text{GND},~T_{A} = -20^{\circ}\text{C}~\text{to }85^{\circ}\text{C} \end{array}$	2.5			V
Switching frequency	R_{L_MAIN} = 250 Ω at V_{MAIN} = 5 V_{LDOIN} = ENVGH = ENVGL = GND		4.0		MHz
Output power on V _{GH}	$V_{IN} \ge 2.7 \text{ V}$ $V_{IN} \ge 2.5 \text{ V}$	35 15			mW
	***	35	-		
Output power on V _{GL}					mW
		60	-		
Total output power on $V_{BOOT} + V_{GH} + V_{GL}$		120			
		150			mW
		250			
Power efficiency	V _{MAIN} = 5.0 V, I _{BOOT} = 20 mA, V _{GH} = 15 V, V _{GL} = -10 V,		83%		
P-MOS1 current limit			150	200	mA
P-MOS1 start-up current limit	***		65		mA
,			2.5	4.3	
P-MOS1 switch on-resistance			3.8	6.9	Ω
	$V_{BOOT} = V_{GS} = 3.7 \text{ V}$		1.9	3.5	
N-MOS1 switch on-resistance	V _{BOOT} = V _{GS} = 5 V		1.4	2.3	Ω
P-MOS1 leakage current	V _{DS} = 6 V		0.01	1	μΑ
N-MOS1 leakage current			0.01	1	
N-MOS2 + P-MOS2 forward voltage drop	$V_{GS} = V_{BOOT} = 5.5 \text{ V}, V_{SWP} = 2 \text{ V},$ $I_{BOOT} = I_{D} = 50 \text{ mA}$		400	600	mV
N-MOS3 + D1 forward voltage drop	$V_{GS} = V_{BOOT} = 5.5 \text{ V}, V_{SWP} = 2 \text{ V},$ $I_{GH} = I_D = 50 \text{ mA}$		900	1100	mV
ER SUPPLY CURRENT					
Quiescent current into VIN	$I_{MAIN} = I_{GH} = I_{GL} = 0 \text{ mA},$		140	170	-
Quiescent current into BOOT	$V_{GH} = +15 \text{ V}, V_{GL} = -15 \text{ V}, \\ V_{MAIN} = 5 \text{ V}, V_{FBH} = V_{FBM} = +1.5 \text{ V}, \\ V_{FBL} = -0.2 \text{ V}, V_{BOOT} = 5.25 \text{ V}, \\ V_{LDOIN} = \text{GND}, \text{EN} = \text{RUN} = V_{IN}, \\ T_A = 25^{\circ}\text{C}$		30	60	
Quiescent current into VGH			0.1	1	μΑ
Shutdown current	T _A = 25°C		0.1	1	μA
	Input voltage for full load operation Minimum input voltage for start-up Switching frequency Output power on V _{GH} Output power on V _{GL} Total output power on V _{BOOT} + V _{GH} + V _{GL} Power efficiency P-MOS1 current limit P-MOS1 start-up current limit P-MOS1 switch on-resistance N-MOS1 switch on-resistance P-MOS1 leakage current N-MOS1 leakage current N-MOS2 + P-MOS2 forward voltage drop N-MOS3 + D1 forward voltage drop ER SUPPLY CURRENT Quiescent current into VIN Quiescent current into BOOT	$ \text{Input voltage for full load operation} & R_{L_MAIN} \ge 330 \ \Omega \ \text{at V}_{MAIN} = 5 \ \text{V}, \\ R_{L_VGL} \ge 12 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 12 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 12 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 4 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGH} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGH} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGH} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGH} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 12 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{KΩ at V}_{GB} = 120 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{V}, \\ R_{L_VGL} \ge 24 \ \text{V}, \\ R_{L_VGL} \ge 25 \ \text{V}, \\ R_{L_VGL} \ge 2$			$ \begin{array}{ c c c c } \hline \mbox{Input voltage for full load operation} & R_{L,MAIN} \ge 30 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 12 \ \Omega \mbox{ at $V_{GH} = 12$ V,} \\ R_{L,VGR} \ge 12 \ \Omega \mbox{ at $V_{GH} = 12$ V,} \\ V_{LDOIN} = GND, \ T_A = -40^{\circ}C \ to \ 85^{\circ}C \\ \hline \hline \mbox{Minimum input voltage for start-up} & R_{L,MAIN} \ge 60 \ \Omega \mbox{ at $V_{MAIN} = 5$ V,} \\ R_{L,VGR} \ge 24 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 24 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 24 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 24 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 24 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 24 \ \Omega \mbox{ at $V_{MAIN} = 12$ V,} \\ R_{L,VGR} \ge 25 \ \Omega \mbox{ at $V_{MAIN} = 5$ V,} \\ V_{LDOIN} = MINOV GH = ENVGL = GND \\ \hline \mbox{Output power on V_{GH}} & V_{NR} \ge 2.5 \ V & 15 \\ \hline \mbox{Output power on V_{GH}} & V_{NR} \ge 2.5 \ V & 15 \\ \hline \mbox{Output power on V_{GL}} & V_{NR} \ge 2.5 \ V & 15 \\ \hline \mbox{Output power on V_{GL}} & V_{NR} \ge 2.5 \ V & 15 \\ \hline \mbox{Output power on V_{GL}} & V_{NR} \ge 2.5 \ V & 120 \\ \hline \mbox{Voint $V_{NR} \ge 4.5$ V} & 120 \\ \hline \mbox{Voint $V_{RAN} = 5.0$ V, Isoort $= 20$ mA,} \\ V_{NR} \ge 3 \ V & 150 \\ \hline \mbox{Voint $V_{RAN} = 5.0$ V, Isoort $= 20$ mA,} \\ V_{OH} = 15 \ V, V_{GL} = -10 \ V, Isoort $= 20$ mA,} \\ V_{OH} = 15 \ V, V_{GL} = -10 \ V, Isoort $= 20$ mA,} \\ V_{OH} = 15 \ V, V_{GL} = 100 \ \mu A, V_{DLOIN} = GND \\ \hline \mbox{P-MOS1 current limit}} & 2.7 \ V \le V_{INS} \le 5.5 \ V & 65 \\ \hline \mbox{P-MOS1 switch on-resistance} & V_{IN} = V_{GS} = 3.6 \ V & 2.5 \ 4.3 \\ \hline \mbox{P-MOS1 leakage current} & V_{DS} = 6 \ V & 1.4 \ 2.3 \\ \hline \mbox{P-MOS1 leakage current} & V_{DS} = 6 \ V & 1.4 \ 2.3 \\ \hline \mbox{P-MOS1 leakage current} & V_{DS} = 6 \ V & 1.4 \ 2.3 \\ \hline \mbox{P-MOS2 forward voltage drop} & V_{GS} = V_{SDOT} = 5.5 \ V, V_{SWP} = 2 \ V, I_{SDOT} = 10 \ mA,} \\ \hline \mbox{Vole = V_{DSOT} = 0.50 \ mA} & 0.001 \ 11 \\ \hline \mbox{N-MOS2 forward voltage drop} & V_{GS} = V_{SDOT} = 5.5 \ V, V_{SWP} = 2 \ V,} \\ \hline \mbox{Quiescent current into VON} & I_{MAIN} = I_{CH} = I_{CH} $

TPS65120, TPS65121, TPS65123, TPS65124





ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.6 V, EN = RUN = V_{IN} , L = 10 μ H, T_A = -40 $^{\circ}$ C to 85 $^{\circ}$ C, typical values are at T_A = 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MAIN OUTI	PUT					
V _{MAIN}	Main output voltage range		3.0		5.6	V
	Manifestore analis autout account	V _{MAIN} ≤ 5.3 V	25			A
I _{MAIN}	Maximum main output current	V _{MAIN} ≥ 5.3 V	7.5			mA
V	Foodback regulation voltage	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, 100 \mu\text{A} \le \text{I}_{\text{MAIN}} \le 25 \text{ mA}, \\ \text{T}_{\text{A}} = -20^{\circ}\text{C} \text{ to } 50^{\circ}\text{C}$	1.203	1.213	1.223	٧
V_{FBM}	Feedback regulation voltage	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V},$ $0 \text{ mA} \le \text{I}_{\text{MAIN}} \le 25 \text{ mA}$	1.195	1.213	1.231	V
I _{FBM}	Feedback input bias current	$V_{FBM} = V_{REF}$		0.01	0.1	μΑ
	Load regulation	$I_{MAIN} = 0$ to 25 mA, $V_{MAIN} = 5$ V		0.006		%/mA
	Minimum dropout voltage	I _{MAIN} = 10 mA		130		mV
	Main output voltage ripple	I _{MAIN} = 10 mA		5		mV_{P-P}
I _{SC_MAIN}	Short-circuit current limit	V _{BOOT} = 5.5 V			50	mA
R _{DIS_VMAIN}	Discharge resistor for power-down sequence			10		kΩ
VGH OUTP	PUT					
V_{GH}	V _{GH} output voltage range		V _{IN} + 0.5		20	V
I _{GH}	Maximum DC output current				6	mA
	V _{GH} precharge resistor			1		kΩ
V_{FBH}	Feedback regulation voltage	$2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}, 0 \text{ mA} \le I_{GH} \le 2 \text{ mA}$	1.177	1.213	1.249	V
I _{FBH}	Feedback input bias current	V _{FBH} = 0 V		0.01	0.1	μA
	Load regulation	I _{GH} = 0 to 2 mA, V _{GH} = 15 V		-0.11		%/mA
	Line regulation	$V_{IN} = 2.7 \text{ V to } 5.5 \text{ V}, I_{GH} = 100 \mu\text{A}$		0.01		%/V
	V _{GH} output voltage ripple	200 μA load, V_{GH} = 15 V, C_{OUT} = 220 nF, C_{FF} = 10 pF		20		mV
R _{DIS_VGH}	Discharge resistor for power-down sequence			10		kΩ
VGL OUTP	UT					
V_{GL}	V _{GL} Output voltage range		-18		-2.5	V
I _{GL}	Maximum DC output current				6	mA
V_{FBL}	Feedback regulation voltage	$2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}, 0 \text{ mA} \le I_{GL} \le 2 \text{ mA}$	-0.036	0	0.036	٧
I _{FBL}	Feedback input bias current	V _{FBL} = 0 V		0.01	0.1	μΑ
	Load regulation	I_{GL} = 0 to 2 mA, V_{GL} = -15 V		0.13		%/mA
	Line regulation	$V_{IN} = 2.7 \text{ V to } 5.5 \text{ V}, I_{GL} = 100 \mu\text{A}$		0.1		%/V
	V _{GL} output voltage ripple	200 μA load, V_{GL} = -15 V , C_{OUT} = 220 nF		20		mV




ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.6 V, EN = RUN = V_{IN} , L = 10 μ H, T_A = -40 $^{\circ}$ C to 85 $^{\circ}$ C, typical values are at T_A = 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
LINEAR R	EGULATOR STAGE - AUXILIARY OUTP	UT		-	
V_{LDOIN}	Input voltage range		2.5	5.8	V
V_{LDOOUT}	Output voltage range		1.8	V _{LDOIN} -0.5	V
I _{LDOOUT}	Maximum output current		20		mA
I _{SC_LDO}	Short-circuit current limit	V _{LDOOUT} = 0 V		50	mA
	Minimum dropout voltage	I _{LDOOUT} = 10 mA		400	mV
	Total accuracy	$ 2.5 \text{ V} \leq \text{V}_{\text{LDOIN}} \leq 5.5 \text{ V}, \\ 0 \text{ mA} \leq \text{I}_{\text{LDOOUT}} \leq 20 \text{ mA} $		±3%	
	Load regulation	I _{LDOOUT} = 0 to 20 mA	0.006		%/mA
	Line regulation	$V_{LDOIN} = V_{LDOOUT} + 0.5 \text{ V (min } 2.5 \text{ V)}$ to 5.5 V, $I_{LDOOUT} = 20 \text{ mA}$	0.013		%/V
I_{Q_LDO}	Linear regulator quiescent current	$V_{LDOIN} = V_{LDOOUT} + 0.4 \text{ V (min } 2.5 \text{ V)},$ $T_A = 25^{\circ}\text{C}$	11	20	μA
I _{SD_LDO}	Linear regulator shutdown current	GATE = VIN	0.2	1	μA
GATE DR	IVER				
	Gate output pull-down resistance	V _{GATE} < 500 mV	100		kΩ
	Gate output pull-up resistance		100		kΩ
V_{IH}	High level input voltage		1.4		V
V_{IL}	Low level input voltage			0.4	V
UNDERV	OLTAGE LOCKOUT				
$V_{\rm UVLO}$	Undervoltage lockout threshold	V _{IN} falling	2.15	2.3	V
	GNALS EN, RUN, ENVGL, ENVGH				
V_{IH}	High level input voltage		1.4		V
V_{IL}	Low level input voltage			0.4	V
I _{LKG}	Logic input leakage current	ENVGL, ENVGH = V _{IN} or GND (TPS65124)	0.01	0.1	
	Logic input leakage current	EN, RUN = V _{IN}	0.01	0.1	μA
	EN, RUN pin pull-down resistance	EN, RUN ≤ 0.4 v	100		kΩ



PIN ASSIGNMENTS




TERMINAL FUNCTIONS

TERMINAL		1/0	DECEDIPTION			
NAME	NO.	1/0	DESCRIPTION			
VIN	15	ı	This is the input voltage pin of the device.			
GATE	16	I/O	This pin can either be the gate driver output to an external small P-Channel MOSFET (see application section), or an active high control input. Pulling GATE above the 1.4 V logic-high level and RUN to a logic-low level disables the integrated active power-down sequencing.			
RUN	2	I	RUN controls the external P-Channel MOSFET. This pin must be terminated and not be left floating. Forcing this pin to a logic-high level turns on the external MOSFET switch.			
EN	1	ı	This is the enable pin of the multiple-output dc-to-dc converter. This pin must be terminated and not be left floating. A simultaneous logic-high level on EN and RUN enables the converter and a logic-low shuts down the device.			
SWN	14	I/O	Connect the inductor to this pin. This pin is connected to the source of the high-side MOSFET switch.			
SWP	13	I/O	Connect the inductor to this pin. This pin is connected to the drain of the low-side MOSFET switch.			
PGND	12	0	Power ground. Connect to AGND underneath the IC.			
VGH	10	0	Positive output			
воот	11	0	Provides a bootstrapped supply for the rectifier MOSFET driver, enabling the gate of the MOSFET to be driven above the output voltage.			
VMAIN	8	ı	Main output			
FBH	9	ı	Feedback pin for the positive output voltage divider. Regulates to 1.213 V nominal.			
FBL	5	ı	Feedback pin for the negative output voltage divider. Regulates to 0 V nominal. Connect feedback resistor divider between VGL and main output.			
FBM	6	ı	Feedback pin for the main output voltage divider. Regulates to 1.213V nominal.			
AGND	7, 3, 4		Analog ground. Connect to power ground (PGND) underneath IC. Pins 3 and 4 are only used for AGND in TPS65123.			
LDOIN	3	ı	Auxiliary linear regulator input. If this pin is connected to GND, the voltage regulator is disabled (TPS65120/1/2). The low-dropout series-pass regulator (LDO) is enabled according to the GATE signal timing.			
LDOOUT	4	0	Auxiliary linear regulator output (TPS65120/1/2).			
ENVGL	3	I	Enable pin for negative output (TPS65124). This pin should be terminated and not be left floating.			
ENVGH	4	I	Enable pin for positive output (TPS65124). This pin should be terminated and not be left floating.			




FUNCTIONAL BLOCK DIAGRAM - TPS65120/1/2/3






FUNCTIONAL BLOCK DIAGRAM - TPS65124





PARAMETER MEASUREMENT INFORMATION




List of Components: $\begin{array}{l} U_1 = \text{TPS6512x} \\ L_1 = \text{EPCOS SIMID1812-C} \\ D_1 = \text{ZETEX ZUMD54C} \\ C_X = \text{X5R/X7R} \end{array}$

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
η	Core converter efficiency	vs Load current	3
		vs Input voltage	4
	Main output efficiency	vs Load current	5
		vs Input voltage	6
V _{MAIN}	Output ripple voltage		7
	DC output voltage	vs Load current	8
	Load transient response		9
V_{GH} , V_{GL}	Positive, negative output ripple voltage		10, 11
V_{GH}	DC output voltage	vs Load current	12
V_{GL}	DC output voltage	vs Load current	13
f _s	Switching frequency	vs Load current	14
Ι _Q	No load quiescent current	vs Input voltage	15
	Power-Up Sequencing (TPS65120)		16
	Power-Down Sequencing (TPS65120)		17











Figure 5.

TPS65124 CORE CONVERTER EFFICIENCY VS INPUT VOLTAGE



Core Converter Efficiency - %

Main Output Efficiency - %

Figure 4.

MAIN OUTPUT EFFICIENCY vs INPUT VOLTAGE





Figure 6.

MAIN DC OUTPUT VOLTAGE








Figure 7.






Figure 8.

14 16




Figure 10.



POSITIVE, NEGATIVE OUTPUT RIPPLE VOLTAGE




Figure 11.

NEGATIVE OUTPUT (VGL) LOAD REGULATION




Figure 13.

POSITIVE OUTPUT (VGH) LOAD REGULATION





Figure 12.


SWITCHING FREQUENCY vs LOAD CURRENT




Switching Frequency - MHz

Figure 14.









TPS65120, TPS65121, TPS65123, TPS65124

SLVS531-JUNE 2004



DETAILED DESCRIPTION

The standard application circuit (Figure 1) of the TPS65120 is a complete power supply for TFT LCD displays. The circuit generates four independent supplies for the source driver (V_{MAIN}), the gate drivers (V_{GH} , V_{GL}) and a logic supply for the timing controller. The input voltage range is from 2.5 V to 5.5 V.

The TPS65120/1/2 contains a high-performance switching regulator and two low-dropout linear regulators (LDOs). One of the LDOs generates V_{MAIN} and the other powers the logic inside the panel. The TPS65123 includes only one linear regulator to provide the main output with low ripple voltage and can be set from 3.0 V to 5.3 V with an external resistor voltage divider. The TPS65124 integrates programmable power sequencing for highest flexibility.

OPERATION

The TPS6512x generates both positive and negative supply voltages using a single inductor. It alternates between acting as a step-up converter and an inverting converter on a cycle-by-cycle basis. All output voltages are independently regulated.

A free-running, variable-peak-current PWM control scheme is used to time-multiplex the inductor between BOOT, V_{GH} , and V_{GL} outputs. This inherently-stable control architecture operates at a pseudo fixed frequency, providing fast response to line and load transients while maintaining a relatively constant switching frequency and high efficiency over a wide range of input and output voltages.

During the first cycle of operation, internal switches N-MOS1 and P-MOS1 are turned on. SWN connects to VIN, SWP pulls to ground and the inductor current rises. Once the inductor current reaches the DC current limit (I_{LIM}) of 150 mA (typ) the internal control logic can either turn off N-MOS1 or P-MOS1 to service the requesting output. Depending on the required output power, the converter starts another cycle or enters a pulse-skipping modulation scheme to increase efficiency under light loads. The current into the SWN pin measures the inductor current. The TPS6512x controls the inductor current to regulate BOOT, V_{GH} , and V_{GI} output voltages.

To achieve low ripple voltage and high accuracy, the main output (V_{MAIN}) is post-regulated by an integrated LDO. This LDO regulator regulates energy from the BOOT output down to 5.3 V (max). To achieve the highest efficiency, the BOOT voltage is regulated to minimize the dropout voltage across the LDO to approximately V_{MAIN} + 0.5 V.

In addition, the VMAIN, VGH, VGL outputs are monitored for fault conditions that last longer than the fault-timer period of 100 µs (typ). The device goes into a latched shutdown state in case of a fault condition.

Soft Start

The TPS6512x has an internal soft-start circuit that limits the inrush current during startup. This prevents possible voltage drops of the input voltage in case the battery or a high impedance power source is connected to the input of the device.

The device powers up by precharging the BOOT output capacitor to VIN. During the precharge phase, the current through the rectifying switch N-MOS2 is limited. This also limits the output current under short-circuit conditions on the BOOT output. To ensure proper startup of the device, the BOOT output must be left unloaded during the precharge phase.

After the precharge phase, the converter operates with an I_{START-UP} current limit of 65 mA (typ), then increases gradually to the full current limit of 150 mA (typ).

Undervoltage Lockout

To ensure that the input voltage is high enough for reliable operation, the TPS6512x includes an under-voltage lockout (UVLO) circuit. The UVLO threshold at the VIN pin is 2.15 V (typ) falling and 2.25 V (typ) rising. The 100 mV (typ) hysteresis prevents supply transients from causing restarts.

Once the input voltage exceeds the UVLO rising threshold, the controller can enable the reference voltage and precharges BOOT. When the input voltage falls below the UVLO falling threshold, the controller turns off the reference and all the regulator outputs, and pulls GATE high with an internal 100 k Ω resistor to turn off P1 (Figure 18).



DETAILED DESCRIPTION (continued)

Enable and Power Sequencing (TPS65120/1/2/3)

To correctly power up most TFT panels, the gate-drive supplies must be sequenced such that the negative supply (V_{GL}) powers up before the positive supply (V_{GH}) . The TPS65120/1/2/3 controls this sequence through an enable pin.

Once RUN is high, the TPS65120/1/2/3 turns on the external P-channel MOSFET P1 (see Figure 18) by pulling GATE low. GATE is pulled down with a 100 k Ω resistor. The DC/DC converter then starts, enabling the BOOT output.

Pulling the enable pin (EN) high enables the MAIN output. When the output voltage V_{MAIN} has reached 90% of its nominal value, the negative output enables. V_{GH} is delayed until the negative voltage has reached 90% of its nominal value.

Pulling the RUN pin low shuts down the device. Power-down sequencing starts by switching off V_{GH} and V_{GL}.

The V_{GH} output capacitor is actively discharged by an internal resistor while V_{GL} is only discharged by its feedback voltage divider. The required time to discharge the output capacitor at V_{GL} output depends on the load current. Once V_{FBL} has reached 1.2 V (typ) the main output is turned off followed by the output voltage V_{LOGIC} . This sequence is shown in Figure 19.

When no power sequencing is required on the digital supply voltage (V_{LOGIC}), tie EN and RUN signals together and GATE can be connected to a logic-high level to disable the power-down sequencer. Each output turns off depending upon load current and output capacitance.




Figure 18. Power Sequencing on Digital Supply Voltage, V_{LOGIC}




Figure 19. TPS65120/1/2/3 Power Sequence



DETAILED DESCRIPTION (continued)

Enable and Power Sequencing (TPS65124)

The TPS65124 controls the power sequencing of V_{LOGIC} , V_{MAIN} , V_{GH} and V_{GL} with four separate enable pins. These pins must be terminated and not be left floating to prevent instability.

Once RUN is pulled high and the input voltage on VIN exceeds the rising input UVLO threshold, the reference is turned on and the external P-channel MOSFET P1 (see Figure 20) is switched on by pulling GATE low. The GATE is pulled down with a 100 $k\Omega$ resistor. The DC/DC converter then starts up, enabling the BOOT output.

Pulling enable pin high (EN) powers on the MAIN output. This power sequencing must occur before the gate voltages are enabled. Conversely V_{GL} and V_{GH} output voltages must be turned off by pulling ENVGL and ENVGH inputs to ground before the MAIN output is switch off.

To clamp the V_{GL} output near zero when the MAIN output is still on, an external diode (D2) can be used. In some applications this diode may already be implemented in the display.




Figure 20. Power Sequencing on Digital Supply Voltage, V_{LOGIC}

Figure 21. TPS65124 Programmable Power Sequence

Fault Protection

All TPS6512x outputs are protected against a short circuit to ground. During steady-state operation, if the output V_{MAIN} , V_{GH} or V_{GL} falls below its fault detection threshold the device simultaneously turns off all three outputs. Once V_{MAIN} comes down to 700 mV typ, the GATE output is pulled to V_{IN} , the auxiliary LDO (TPS65120/1/2) is disabled and the device enters a shutdown state.

The auxiliary LDO present in TPS65120/1/2 has an integrated current foldback circuit for reliable short-circuit protection.

The device can be enabled again by toggling the enable pins (RUN, EN) below 0.4 V or by cycling the input voltage below the UVLO falling threshold (2.15 V typ).



APPLICATION INFORMATION

OUTPUT POWER CAPABILITY

The first step in the design procedure is to calculate the maximum output current for each output under certain input and output voltage conditions. The TPS6512x uses time-multiplex operation to share the inductive storage element between BOOT, VGH and VGL outputs. To avoid complex calculations it is recommended to use the specified output-power data from the electrical characteristics table to determine the maximum output-power capability.

The following example shows how to proceed for given requirements:

- Input Voltage = 3.0 V
- MAIN Output = 5.0 V @ 10 mA
- VGH output = 12 V @ 500 μA
- VGL output = -12 V @ 300 μA
- 1. Calculate Maximum Output Power on VGH Output

$$P_{GH} = V_{GH} \times I_{GH}$$

2. Calculate Maximum Output Power on VGL Output

$$P_{GL} = |V_{GL}| \times I_{GL}$$

3. Calculate Maximum Output Power on BOOT Output

$$P_{BOOT} = P_{MAIN} \times \eta_{LDO_MAIN} \approx \frac{{V_{MAIN}}^2}{V_{MAIN} + 0.5} \times I_{MAIN} \quad \text{ for } V_{IN} < V_{MAIN} + 0.5$$

$$P_{BOOT} = P_{MAIN} \times \eta_{LDO_MAIN} \approx \frac{{V_{MAIN}}^2}{V_{IN}} \times I_{MAIN} \quad \text{ for } V_{IN} > V_{MAIN}$$

4. Maximum Output Power Verification

The electrical characteristics table states that for $V_{IN} > 3.0 \text{ V}$, the maximum power on VGH and VGL outputs must be lower than 35 mW each. Furthermore, the total output power ($P_{BOOT} + P_{GH} + P_{GL}$) must be lower than 150 mW.

In our design example, $P_{GH} = 6$ mW, $P_{GL} = 3.6$ mW, and $P_{BOOT} = 55$ mW. Since these numbers are well below the specified values, we can conclude that TPS6512x can reasonably power such a display.

SETTING THE OUTPUT VOLTAGE

The output voltages are defined as shown in Figure 22.

$$V_{MAIN} = V_{FBM} \times \frac{R5 + R6}{R6}$$

with an internal reference voltage V_{FBM} typical = 1.213V.

$$V_{GH} = V_{FBH} \times \frac{R1 + R2}{R2}$$

with an internal reference voltage V_{FBH} typical = 1.213V.

$$|V_{GL}| = V_{MAIN} \times \frac{R3}{R4}$$

To minimize the operating quiescent current, set R2, R4 and R6 in the range 100 k Ω to 300 k Ω . Great care should be taken to route the FBx lines away from noise sources such as the inductor or the SWN and SWP lines.

A feed-forward capacitor across the upper feedback resistor (R1, R3) on VGH and VGL outputs can be used to provide more overdrive for the error comparator. This feed-forward capacitor helps to reduce the output ripple voltage. A good starting value is 10 pF.



APPLICATION INFORMATION (continued)

The larger the feed-forward capacitor the worse the load regulation of the device. Therefore, when concern for load regulation is paramount, select a capacitor value as small as possible. Another possibility to further reduce ripple voltage on VGH and VGL outputs is to increase output-capacitor values (C2, C3).




Figure 22. Typical Application

INDUCTOR SELECTION

Since the control scheme of the TPS6512x device is inherently stable, the inductor value does not affect the stability of the converter. To operate the TPS6512x properly at full performance, choose inductors in the range $8.2 \, \mu H$ to $10 \, \mu H$.

The selection of the inductor is primarily based on the required output power. The variable peak current PWM control scheme used in TPS6512x automatically adapts the peak inductor current (between 65mA typ. and 150mA typ.) depending on output power and input voltage.

At moderate loads, the converter typically operates with a peak inductor current in the range of 65mA to 100mA, allowing the use of inductors in the 0603 case size. In order not to saturate the inductor when operating at a higher output power, select an inductor with a higher saturation-current rating.

The inductor series in Table 1 from various suppliers have been used with the TPS6512x converter.

 MANUFACTURER
 SERIES
 DIMENSIONS

 LQ LB1608
 1.6 x 0.8 x 0.8 = 1.02 mm³

 LQ CB2012
 2.0 x 1.2 x 1.2 = 2.88 mm³

 LQ CBL2012
 2.0 x 1.2 x 1.0 = 2.40 mm³

 GLF1608
 1.6 x 0.8 x 0.8 = 1.02 mm³

 GLF2012
 2.0 x 1.2 x 1.2 = 2.88 mm³

Table 1. List of Inductors



DIODE SELECTION

To achieve high efficiency, use a Schottky diode. The voltage rating must be higher than the input voltage plus the absolute value of the negative output. The current rating of the diode must meet the converter peak inductor-current rating when servicing the VGL output. The main parameter affecting the efficiency of the converter is the forward voltage and the reverse leakage current of the diode, both should be as low as possible.

The following diodes from different suppliers listed in Table 2 have been used with the TPS6512x converter.

 MANUFACTURER
 REFERENCE
 REVERSE VOLTAGE

 ROHM
 RB521G-30
 30 V

 VISHAY
 BAT54-HT3
 30 V

 ZETEX
 ZUMD54
 30 V

Table 2. List of Diodes

CAPACITOR SELECTION

The TPS65120 converter requires six capacitors. The input capacitor is primarily a function of the board layout. In designs with long traces, for good input filtering, we recommend a ceramic input capacitor (X5R/X7R type) of at least 1 μ F placed as close as possible to the converter.

To operate properly, the TPS6512x requires a bootstrap capacitor of 1 μ F (or larger) on the BOOT output. Additionally the minimum BOOT capacitance must be larger than two times the capacitor value connected to the MAIN and AUXILIARY LDO outputs (in case LDO AUX is connected to the BOOT output).

The TPS6512x peak-current control scheme is inherently stable. The filtering capacitors on VGH and VGL outputs are basically determined as a function of the required current and permissible ripple voltage. For small form-factor TFT-LCD applications, typical values in the range of 100 nF to 1 μ F are usually required. A good starting point is 220 nF. For high output power on VGH and VGL outputs, the capacitance may need to approach 2 μ F.

For stable operation, TPS6512x requires a 220-nF ceramic capacitor on the MAIN and AUXILIARY LDO outputs. Larger capacitor values can be used to achieve lower output-voltage noise without sacrificing stability.

In general, ceramic X5R types are strongly recommended for their low ESR and ESL and capacitance-versus-bias-voltage stability. Be certain that the capacitors used are rated for the maximum voltage with adequate safety margin.

LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. If the layout is not carefully done, the regulator could become unstable, displaying double or missing pulses as well as EMI problems. Therefore, use wide, short traces for the main current paths. Route these traces first.

Place the input capacitor as close as possible to the IC pins as well as the inductor and output capacitors. Place the inductor and diode as close as possible to the switch pins to minimize noise coupling into other circuits.

Use a common ground node for power ground and a different one for control ground (AGND) to minimize the effects of ground noise. Connect these ground nodes together (star point) at any place close to one of the ground pins of the IC and make sure that small-signal components returning to the AGND pin do not share the switching-current paths.

Feedback pins and divider networks are high-impedance nodes and should therefore be routed away from the inductor and shielded with a ground plane or trace to minimize noise coupling into the control loop.



APPLICATION EXAMPLES




Figure 23. Complete TFT-LCD Power Supply from 1 cell Li-lon




Figure 24. $V_{GL} \rightarrow V_{MAIN}$ Power Down-Sequencing Threshold Shifting




Figure 25. Additional Negative Gate Driver Voltage






Figure 26. Fully Programmable Sequencing Featuring Very Low Gate Ripple Voltage




Figure 27. Dual Output Tracking Regulator with High Accuracy Reference Voltage




Figure 28. Boosting Main Output Current, $I_{MAIN} > 25 \text{mA}$

RGT (S-PQFP-N16) PLASTIC QUAD FLATPACK 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 0,20 REF. -SEATING PLANE 0,08 <u>0,05</u> <u>0,00</u> $16X \frac{0,50}{0,30}$ 1,80 MAX SQ.-16 13 EXPOSED THERMAL DIE PAD (SEE NOTE D) $-16X \frac{0.30}{0.18} \boxed{\oplus 0.10 \text{ }}$ 0,50 1,50 4203495/D 02/04

- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
 - E. Falls within JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265