### 查询CY74FCT541TSOC供应商

### 捷多邦,专业PCB打€¥54F@T54加良€举74FCT541T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS072 - OCTOBER 2001

CY54FCT541T . . . D PACKAGE

CY74FCT541T ... P, Q, OR SO PACKAGE

(TOP VIEW)

20

19 0EB

03

O₄

18 00

OE<sub>A</sub>

D<sub>3</sub> ] 5

Π7

 $D_4 \prod_{i=1}^{n} 6$ 

 $D_5$ 

 $D_6$ 

 $D_0 [ 2 ]$ 

D<sub>1</sub> 3

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- CY54FCT541T
  - 48-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT541T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current
- 3-State Outputs

### description

The 'FCT541T noninverting buffers/line drivers

can be employed as memory address drivers,

clock drivers, and bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar-logic counterparts, while reducing power dissipation. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

	1000		, i i i i i i i i i i i i i i i i i i i
D <sub>2</sub> [	4	17	] O <sub>1</sub>
D <sub>3</sub>	5	16	] O <sub>2</sub>
D <sub>4</sub> [	6	15	] O <sub>1</sub> ] O <sub>2</sub> ] O <sub>3</sub>
D <sub>5</sub> [	7	14	] O <sub>4</sub>
D <sub>6</sub> [	8	13	] 0 <sub>5</sub> ] 0 <sub>6</sub>
D <sub>7</sub> [	9	12	] 0 <sub>6</sub>
D <sub>6</sub> [ D <sub>7</sub> [ GND [	10	11	] 0 <sub>7</sub>
CY54FCT	541T	L P	ACKAGE
(	TOP VI	EW)	750.0
		0	Ĥ
Ď	D0 OEA	>	ö
$D_2 h_4^3$	2 1	20 1	<sup>9</sup> <sub>18</sub> O <sub>0</sub>
- µ -			····

10 11 12

600

GND

SCCS072 - OCTOBER 2001

### ORDERING INFORMATION

т <sub>А</sub>	PACI	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	4.1	CY74FCT541CTQCT	FCT541C
	SOIC - SO	Tube	4.1	CY74FCT541CTSOC	FCT541C
	3010 - 30	Tape and reel	4.1	CY74FCT541CTSOCT	FC1541C
	DIP – P	Tube	4.8	CY74FCT541ATPC	CY74FCT541ATPC
–40°C to 85°C	QSOP – Q	Tape and reel	4.8	CY74FCT541ATQCT	FCT541A
	SOIC – SO	Tube	4.8	CY74FCT541ATSOC	FCT541A
	3010 - 30	Tape and reel	4.8	CY74FCT541ATSOCT	PC1541A
	SOIC - SO	Tube	8	CY74FCT541TSOC	FCT541
	3010 - 30	Tape and reel	8	CY74FCT541TSOCT	FC1541
	CDIP – D	Tube	4.6	CY54FCT541CTDMB	
–55°C to 125°C	CDIP – D	Tube	8	CY54FCT541TDMB	
	LCC – L	Tube	8	CY54FCT541TLMB	


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE

	INPUTS		OUTPUT
OEA	OEB	D	0
L	L	L	L
L	L	Н	н
н	Н	Х	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state

### logic diagram (positive logic)



**To Seven Other Channels** 



SCCS072 - OCTOBER 2001

### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): P package	69°C/W
Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, TA	–65°C to 135°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 2)

		CY	54FCT54	1T	CY74FCT541T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			48			64	mA
Τ <sub>Α</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



SCCS072 - OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			010	CY	54FCT54	IT	CY	UNIT			
PARAMETER		TEST CONDITI	UNS	MIN	түр†	MAX	MIN	TYP†	MAX	UNI	
Mu e	V <sub>CC</sub> = 4.5, V	I <sub>IN</sub> = -18 mA			-0.7	-1.2		CY74FCT541T       MIN     TYP1     MAX       -0.7     -1.2       2     -0.7     -1.2       2     -0.7     -1.2       2     -0.7     -1.2       2     -0.7     -1.2       2     -0.7     -1.2       2     -0.7     -1.2       2     -0.3     0.55       0.2     -5       -10     ±1	v		
۷IK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA						-0.7	-1.2	v	
	V <sub>CC</sub> =4.5 V,	I <sub>OH</sub> = -12 mA		2.4	3.3						
VOH	$V_{00} = 4.75 V$	$I_{OH} = -32 \text{ mA}$					2			V	
	VCC = 4.73 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3			
Voi	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA			0.3	0.55				v	
۷OL	V <sub>CC</sub> = 4.75 V,	l <sub>OL</sub> = 64 mA						0.3	0.55	v	
V <sub>hys</sub>	All inputs				0.2			0.2		V	
łį	$V_{CC} = 5.5 V,$	$V_{IN} = V_{CC}$				5				μ/	
יי 	V <sub>CC</sub> = 5.25 V,	$V_{IN} = V_{CC}$							5	μ	
I	$V_{CC} = 5.5 V,$	V <sub>IN</sub> = 2.7 V				±1				- μA	
ΙΗ	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V							±1	μ	
1	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 0.5 V				±1				μA	
۱Ľ	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V							±1	μ	
1	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 2.7 V				10	μA				
IOZH	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V							10	ο <sup>μ-</sup>	
lari	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0.5 V				-10				μΑ	
IOZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V							-10	μ	
last	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225				m/	
IOS+	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V					-60	-120	-225	111/	
loff	$V_{CC} = 0 V,$	V <sub>OUT</sub> = 4.5 V				±1			±1	μA	
laa	V <sub>CC</sub> = 5.5 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				m/	
	V <sub>CC</sub> = 5.25 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	117	
	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub>	₁ = 3.4 V§, f <sub>1</sub> = 0, O	utputs open		0.5	2					
∆ICC	V <sub>CC</sub> = 5.25 V, V <sub>I</sub>	N = 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, 0	Outputs open					0.5	2	m/	
<i>.</i>	$V_{CC} = 5.5 \text{ V}, 50\% \text{ duty cycle, Outputs open,}$ One bit switching at f <sub>1</sub> = 10 MHz, $\overline{OE}_A = \overline{OE}_B = \text{GND or }\overline{OE}_A = \text{GND and }\overline{OE}_B = V_{CC},$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$				0.06	0.12				mA	
ICCD	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						0.06	0.12	MH		

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at  $V_{CC}$  or GND

¶ This parameter is derived for use in total power-supply calculations.



SCCS072 - OCTOBER 2001

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITION	6	CY	54FCT54	IT	CY74FCT541T			
FARAWETER		TEST CONDITION	5	MIN	түр†	MAX	MIN	TYP1     MAX	UNII	
	V <sub>CC</sub> = 5.5 V, Outputs open,	One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ \text{or} \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	$\overline{OE}_A = \overline{OE}_B =$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
	GND or $OE_A = GND$ and	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
10#	OE <sub>B</sub> = V <sub>CC</sub>	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6			MAX UNIT   MAX mA   7 1.4   1 2.4   3 2.6ll   3 10.6ll   5 10	
ю <i>"</i>	IC <sup>#</sup> V <sub>CC</sub> = 5.25 V, Outputs open,	One bit switching at f <sub>1</sub> = 10 MHz						0.7	1.4	IIIA
	$\overline{OE}_A = \overline{OE}_B =$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4	
	GND or $OE_A = GND$ and	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$	12 2 0						
	$\overline{OE}_{B} = V_{CC}$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$							
Ci								5	10	pF
Co								9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 ${}^{\#}I_{C} = I_{CC} + \Delta I_{CC} \times \widetilde{D}_{H} \times N_{T} + \widetilde{I}_{CCD} (f_{0}/2 + f_{1} \times N_{1})$ 

Where:

 $I_C = \text{Total supply current} \\ I_{CC} = \text{Power-supply current with CMOS input levels}$ 

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (VIN = 3.4 V)

 $D_H$  = Duty cycle for TTL inputs high

NT = Number of TTL inputs at DH

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero f0

f1 = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f1

All currents are in milliamperes and all frequencies are in megahertz.

I Values for these conditions are examples of the I<sub>CC</sub> formula.



### CY54FCT541T, CY74FCT541T **8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCCS072 - OCTOBER 2001

### switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FC	T541T	CY54FCT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)		UNIT			
<sup>t</sup> PLH	D	0	1.5	8	1.5	4.6	ns
<sup>t</sup> PHL		0	1.5	8	1.5	4.6	115
<sup>t</sup> PZH	OE	0	1.5	10.5	1.5	6.5	20
<sup>t</sup> PZL	UE	0	1.5	10.5	1.5	6.5	ns
<sup>t</sup> PHZ	OE	0	1.5	10	1.5	5.7	ns
<sup>t</sup> PLZ	0E	0	1.5	10	1.5	5.7	115

### switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	FROM	то	CY74FCT541T		CY74FCT541AT		CY74FCT	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		UNIT		
<sup>t</sup> PLH	D	0	1.5	8	1.5	4.8	1.5	4.1	20	
<sup>t</sup> PHL			1.5	8	1.5	4.8	1.5	4.1	ns	
<sup>t</sup> PZH			1.5	10	1.5	6.2	1.5	5.8		
<sup>t</sup> PZL	UE	0	1.5	10	1.5	6.2	1.5	5.8	ns	
<sup>t</sup> PHZ	OE		0	1.5	9.5	1.5	5.6	1.5	5.2	
<sup>t</sup> PLZ	UE	0	1.5	9.5	1.5	5.6	1.5	5.2	ns	



SCCS072 - OCTOBER 2001



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated