查询5962-9854201QXA供应商

<u>捷多邦</u>, **SN54世VTH**162374对 SN74世VTH162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262K - JULY 1993 - REVISED SEPTEMBER 2003

 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout Latch-Up Performance Exceeds 500 mA Per JESD 17 ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A) 2Q1 [13 36] 2D1 2Q2 [14 35] 2D2 GND [15 34] GND 2Q3 [16 33] 2D3 2D4 V_{CC} [18 31] V_{CC} 2D5 2D6 207 [22 27] 2D7 2000-V Human-Body Model (A114-A) 	 Members of the Texas Instruments Widebus™ Family Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) Support Unregulated Battery Operation Down to 2.7 V Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C I_{off} and Power-Up 3-State Support Hot Insertion Bus Hold on Data Inputs Eliminates the 	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
High-Speed Switching Noise 2Q4 17 32 2D4 Flow-Through Architecture Optimizes PCB V _{CC} 18 31 V _{CC} Layout 2Q5 19 30 2D5 Latch-Up Performance Exceeds 500 mA Per JESD 17 2Q6 20 29 2D6 ESD Protection Exceeds JESD 22 2Q7 22 27 2D7		GND 15 34 GND
• Flow-Through Architecture Optimizes PCB V _{CC} 18 31 V _{CC} Layout 2Q5 19 30 2D5 • Latch-Up Performance Exceeds 500 mA Per JESD 17 2Q6 20 29 2D6 • ESD Protection Exceeds JESD 22 2Q7 22 27 2D7		
	 Layout Latch-Up Performance Exceeds 500 mA Per JESD 17 ESD Protection Exceeds JESD 22 	V _{CC} [18 31] V _{CC} 2Q5 [19 30] 2D5 2Q6 [20 29] 2D6 GND [21 28] GND 2Q7 [22 27] 2D7

description/ordering information

The 'LVTH162374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0000 01	Tube SN74LV1		1)/71/400074	
	SSOP – DL	Tape and reel	SN74LVTH162374DLR	LVTH162374	
–40°C to 85°C	TSSOP – DGG	SOP – DGG Tape and reel		LVTH162374	
	VFBGA – GQL	1. 1. 1.	SN74LVTH162374KR	11.0074	
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVTH162374ZQLR	LL2374	
-55°C to 125°C	CFP – WD	Tube	SNJ54LVTH162374WD	SNJ54LVTH162374WD	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bebus is a trademark of Texas Instruments.

HICOUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-3853s, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS262K - JULY 1993 - REVISED SEPTEMBER 2003

description/ordering information (continued)

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



GQL OR ZQL PACKAGE

terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	1CLK
в	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	VCC	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
κ	2OE	NC	NC	NC	NC	2CLK


NC - No internal connection


FUNCTION TABLE

(each flip-flop)									
	INPUTS								
OE	CLK	D	Q						
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	H or L	Х	Q ₀ Z						
Н	Х	Х	Z						



SCBS262K - JULY 1993 - REVISED SEPTEMBER 2003





Pin numbers shown are for the DGG, DL, and WD packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} –0.5 V to 4.6 Input voltage range, V _I (see Note 1)–0.5 V to 7	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	' V
Voltage range applied to any output in the high state, V_{O} (see Note 1)0.5 V to V_{CC} + 0.5	V
Current into any output in the low state, I _O	
Current into any output in the high state, I _O (see Note 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0)	nΑ
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DL package	
GQL/ZQL package	W/
Storage temperature range, T _{stg} –65°C to 150	°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LVTH	162374	SN74LVTH	162374	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-12		-12	mA
IOL	Low-level output current			12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	÷	200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS262K - JULY 1993 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED					LVTH16	2374	SN74LVTH162374			
PAI	RAMETER	TEST C	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V
Vон		V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			V
VOL		V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8	V
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	
1 ₁			VI = VCC			1			1	μA
	Data inputs	V _{CC} = 3.6 V	$V_{I} = 0$			-5			-5	
loff		V _{CC} = 0,	V_{I} or $V_{O} = 0$ to 4.5 V						±100	μΑ
		N 0.1	V _I = 0.8 V	75			75			
h/i i. i.	Data inputs	V _{CC} = 3 V	V _I = 2 V	-75			-75			μA
l(hold)	Data inputs	V _{CC} = 3.6 V [‡] ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						500 -750	μΑ
IOZH	•	V _{CC} = 3.6 V,	V _O = 3 V			5			5	μΑ
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μΑ
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μA
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ
			Outputs high			0.19			0.19	
ICC		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			5			5	mA
			Outputs disabled		0.19			0.19		
∆ICC§		$V_{CC} = 3 V$ to 3.6 V, One Other inputs at V_{CC} or				0.2			0.2	mA
Ci		V _I = 3 V or 0			3			3		pF
Co		V _O = 3 V or 0			9			9		pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		S	N54LVT	H162374	Ļ	SN74LVTH162374					
-		V _{CC} = ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	= ۷ _{CC} ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160		160		160	MHz
tw	tw Pulse duration, CLK high or low		3		3.3		3		3		ns
t _{su}	Setup time, data before $CLK\uparrow$	High or low	2.8		3.2		1.8		2		ns
th	Hold time, data after CLK^\uparrow	High or low	1.2		0.5		0.8		0.1		ns



SCBS262K - JULY 1993 - REVISED SEPTEMBER 2003


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			S	SN54LVTH162374				SN74LVTH162374				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
f _{max}			160		160		160			160		MHz
^t PLH	CLK	0	1.4	6.6		7.4	2	3.4	5.3		6.2	~~
tPHL	CLK	Q	1.4	5.8		6	2.2	3.3	4.9		5.1	ns
^t PZH	OE	Q	1	6.6		7.4	1.8	3.5	5.6		6.9	~~
^t PZL	ÛE	Q	1.4	6		6.8	1.8	3.5	4.9		6	ns
^t PHZ	OE	0	1	6.6		7.4	2.4	4.2	5.4		5.7	
^t PLZ	UE	Q	1.4	6		6	2	3.8	5		5.1	ns
^t sk(o)									0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS262K - JULY 1993 - REVISED SEPTEMBER 2003



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.







PACKAGE OPTION ADDENDUM

28-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9854201QXA	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC
5962-9854201VXA	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC
74LVTH162374ZQLR	ACTIVE	VFBGA	ZQL	56	1000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM
SN74LVTH162374DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH162374DL	ACTIVE	SSOP	DL	48	25	None	CU NIPDAU	Level-1-235C-UNLIM
SN74LVTH162374DLR	ACTIVE	SSOP	DL	48	1000	None	CU NIPDAU	Level-1-235C-UNLIM
SN74LVTH162374KR	ACTIVE	VFBGA	GQL	56	1000	None	SNPB	Level-1-240C-UNLIM
SNJ54LVTH162374WD	ACTIVE	CFP	WD	48	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK

WD (R-GDFP-F**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

D. Index point is provided on cap for terminal identification only


E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated