



Oki, Network Solutions
for a Global Society

OKI Semiconductor

MSM51X17400F

FEDD51X17400F-03
Issue Date: Aug. 16, 2002

4,194,304-Word × 4-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

DESCRIPTION

The MSM51X17400F is a 4,194,304-word × 4-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM51X17400F achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM51X17400F is available in a 26/24-pin plastic TSOP.

FEATURES

- 4,194,304-word × 4-bit configuration
- Single 2.0V power supply, ±0.15V tolerance
- Input : CMOS Interface, low input capacitance
- Output : CMOS Interface, 3-state
- Refresh : 2048 cycles/32ms
- Fast page mode, read modify write capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh capability
- Packages


26/24-pin 300mil plastic TSOP (TSOPII26/24-P-300-1.27-K) (Product : MSM51X17400F-xxTS-K)
xx indicates speed rank.

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t_{RAC}	t_{AA}	t_{CAC}	t_{OEA}		Operating (Max.)	Standby (Max.)
MSM51X17400F-10	100ns	50ns	20ns	20ns	200ns	200mW	1.1mW



PIN CONFIGURATION (TOP VIEW)




26/24-Pin Plastic TSOP
(K Type)

Pin Name	Function
A0–A10	Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
DQ1–DQ4	Data Input/Data Output
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
V _{CC}	Power Supply
V _{SS}	Ground (0V)
NC	No Connection

Note : The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
Voltage V_{CC} Supply relative to V_{SS}	V_{CC}	-0.5 to 3.0	V
Short Circuit Output Current	I_{OS}	50	mA
Power Dissipation	P_D^*	1	W
Operating Temperature	T_{opr}	-10 to 70	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	-55 to 150	$^{\circ}\text{C}$

*: $T_a = 25^{\circ}\text{C}$ **RECOMMENDED OPERATING CONDITIONS** $(T_a = -10 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	1.85	2.0	2.15	V
	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	$0.8 \times V_{CC}$	—	$V_{CC} + 0.2$	V
Input Low Voltage	V_{IL}	-0.2	—	$0.2 \times V_{CC}$	V

PIN CAPACITANCE $(V_{CC} = 2.0\text{V} \pm 0.15\text{V}, T_a = 25^{\circ}\text{C}, f = 1 \text{ MHz})$

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 – A10)	C_{IN1}	—	5	pF
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	C_{IN2}	—	7	pF
Output Capacitance (DQ1 – DQ4)	$C_{I/O}$	—	7	pF

DC CHARACTERISTICS

(V_{CC} = 2.0V ± 0.15V, T_a = -10 to 70°C)

Parameter	Symbol	Condition	MSM51X17400 F-10		Unit	Note
			Min.	Max.		
Input High Voltage	V _{IH}		0.8 × V _{CC}	V _{CC} + 0.2	V	
Input Low Voltage	V _{IL}		-0.2	0.2 × V _{CC}	V	
Output High Voltage	V _{OH}	I _{OH} = -100μA	0.85 × V _{CC}	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 100μA	0	0.15 × V _{CC}	V	
Input Leakage Current	I _{LI}	0V ≤ V _I ≤ V _{CC} ; All other pins not under test = 0V	-10	10	μA	
Output Leakage Current	I _{LO}	DQ disable 0V ≤ V _O ≤ V _{CC}	-10	10	μA	
Average Power Supply Current (Operating)	I _{CC1}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling, t _{RC} = Min.	—	90	mA	1,2
Power Supply Current (Standby)	I _{CC2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ = V _{IH}	—	2	mA	1
		$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ≥ V _{CC} - 0.2V	—	0.5		
Average Power Supply Current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I _{CC6}	$\overline{\text{RAS}}$ = cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	90	mA	1,2
Average Power Supply Current (Fast Page Mode)	I _{CC7}	$\overline{\text{RAS}}$ = V _{IL} , $\overline{\text{CAS}}$ cycling, t _{PC} = Min.	—	90	mA	1,3

- Notes: 1. I_{CC} Max. is specified as I_{CC} for output open condition.
2. The address can be changed once or less while $\overline{\text{RAS}}$ = V_{IL}.
3. The address can be changed once or less while $\overline{\text{CAS}}$ = V_{IH}.

AC CHARACTERISTICS (1/2)

(V_{CC} = 2.0V ± 0.15V, Ta = -10 to 70°C) Note 1,2,3

Parameter	Symbol	MSM51X17400 F-10		Unit	Note
		Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	200	—	ns	
Fast Page Mode Cycle Time	t _{PC}	60	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	100	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	ns	4, 5
Access Time from Column Address	t _{AA}	—	50	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	55	ns	4
Access Time from $\overline{\text{OE}}$	t _{OEa}	—	20	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t _{CLZ}	0	—	ns	4
$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	t _{OFF}	0	25	ns	7
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	25	ns	7
Transition Time	t _T	3	50	ns	3
Refresh Period	t _{REF}	—	32	ms	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RASP}	100	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	20	—	ns	
$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	t _{ROH}	20	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	15	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	70	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	40	—	ns	

AC CHARACTERISTICS (2/2)


(V_{CC} = 2.0V ± 0.15V, Ta = -10 to 70°C) Note 1,2,3

Parameter	Symbol	MSM51X17400 F-10		Unit	Note
		Min.	Max.		
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	25	80	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	20	50	ns	6
Row Address Set-up Time	t _{ASR}	5	—	ns	
Row Address Hold Time	t _{RAH}	15	—	ns	
Column Address Set-up Time	t _{ASC}	5	—	ns	
Column Address Hold Time	t _{CAH}	20	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	50	—	ns	
Read Command Set-up Time	t _{RCS}	5	—	ns	
Read Command Hold Time	t _{RCH}	5	—	ns	8
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t _{RRH}	5	—	ns	8
Write Command Set-up Time	t _{WCS}	5	—	ns	
Write Command Hold Time	t _{WCH}	20	—	ns	
Write Command Pulse Width	t _{WP}	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	ns	
Data-in Set-up Time	t _{DS}	5	—	ns	
Data-in Hold Time	t _{DH}	20	—	ns	
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t _{RPC}	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CSR}	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CHR}	15	—	ns	


- Notes:
1. A start-up delay of 200 μ s is required after power-up, followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh) before proper device operation is achieved.
 2. The AC characteristics assume $t_T = 5\text{ns}$.
 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring input timing signals. Transition times (t_T) are measured between V_{IH} and V_{IL} .
 4. This parameter is measured with a load circuit equivalent to 30pF.
 5. Operation within the t_{RCD} (Max.) limit ensures that t_{RAC} (Max.) can be met.
 t_{RCD} (Max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then the access time is controlled by t_{CAC} .
 6. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met.
 t_{RAD} (Max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then the access time is controlled by t_{AA} .
 7. t_{OFF} (Max.) and t_{OEZ} (Max.) define the time at which the output achieved the open circuit condition and are not referenced to output voltage levels.
 8. t_{RCH} or t_{RRH} must be satisfied for a read cycle.

TIMING CHART


Read Cycle




Write Cycle (Early Write)




Fast Page Mode Read Cycle



Fast Page Mode Write Cycle (Early Write)



CAS before RAS Refresh Cycle



REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDD51X17400F-01	Aug., 2001	–	–	Final edition 1
FEDD51X17400F-02	Feb., 2002	1, 4, 5, 6, 7	1, 4, 5, 6, 7	Changed VCCmax. from 2.4V to 2.15V
FEDD51X17400F-03	Aug, 2002	1, 2	1, 2	Deleted SOJ package

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. **Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.**
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.