PEDL7048-01-01

# **OKI** Semiconductor

ML7048-01

# **Preliminary**

This version:

Oct. 2001

3-Channel Single Rail CODEC

## GENERAL DESCRIPTION

The ML7048 is a three-channel single rail CMOS CODEC LSI. This device contains filters for A-to-D and D-to-A conversions of voice signals ranging 300 to 3400 Hz.

The ML7048 is designed for a single power supply and low power applications and contains three-channel A-to-D and D-to-A converters on a single chip, and achieves a reduced footprint and external component parts. The ML7048 is best suited for ISDN terminal and digital telephone terminal applications.

## **FEATURES**

- Single 5 V Power Supply Operation
- Using  $\Delta$ - $\Sigma$  ADC and DAC Technique
- Low Power Consumption

3-Channel Operating Mode: typical: 140 mW Power Saving Mode: (PDN = "1", PDN1 to 3 = "0") typical: 15 mW max.: 26 mW power Down Mode: (PDN = "0") typical: 0.05 mW max.: 0.3 mW

- ITU-T Companding Law: μ-law
- PCM Interface:

3-Channel Independent or 3-Channel Continuous Serial Interface Pin Selectable

· Master Clock:

12.288 MHz or 15.360 MHz Pin Selectable

Transmission Clocks:
 64, 128, 256, 512, 1024, 2048 kHz


96, 192, 384, 768, 1536 kHz

- · Adjustable Transmit Gain for Each Channel
- Built-in Reference Voltage Supply
- Differential Analog Output can Directly Drive a  $600\Omega$  Transformer.
- Package


44-pin Plastic QFP (QFP44-P-910-0.80-2K) (Product name: ML7048-01GA)



## **BLOCK DIAGRAM**



# PIN CONFIGURATION (TOP VIEW)



44-Pin Plastic QFP

# PIN DESCRIPTION

Pin	Symbol	Type	Description
1	AIN1+	l	Channel-1 Transmit Amp Non-inverting Input
2	VDDA	_	Analog Power Supply
3	AOUT2-	0	Channel-2 Receive Amp Inverting Output
4	AOUT2+	0	Channel-2 Receive Amp Non-inverting Output
5	GSX2	0	Channel-2 Transmit Amp Output
6	AIN2-	l	Channel-2 Transmit Amp Inverting Input
7	AG		Analog Ground
8	AIN2+		Channel-2 Transmit Amp Non-inverting Input
9	VDDA	_	Analog Power Supply
10	SGC	0	Analog Signal Ground
11	AIN3+	I	Channel-3 Transmit Amp Non-inverting Input
12	AIN3-	I	Channel-3 Transmit Amp Inverting Input
13	GSX3	0	Channel-3 Transmit Amp Output
14	AOUT3+	0	Channel-3 Receive Amp Non-inverting Output
15	AOUT3-	0	Channel-3 Receive Amp Inverting Output
16	AG	_	Analog Ground
17	DG	_	Digital Ground
18	$V_{DD}$	_	Digital Power Supply
19	MCKSEL		Master Clock Frequency Select Signal
20	MCK	I	Master Clock
21	BCLK		PCM Signal Shift Clock
22	P/S	1	3-Channel Independent/3-Channel Continuous Serial Interface Select Signal
23	TEST2	I	Test Control Signal 2
24	XSYNC	! 	Transmit Sync Signal
25	RSYNC	ı I	Receive Sync Signal
26	DIN1		Channel-1 PCM Signal Input
27	DIN1	· · · · · · · · · · · · · · · · · · ·	Channel-2 PCM Signal Input
28	DIN3	ı I	Channel-3 PCM Signal Input
29	DING	<u>'</u>	Digital Ground
30	DOUT1	0	Channel-1 PCM Signal Output
31	DOUT2	0	Channel-2 PCM Signal Output
32	DOUT3	0	Channel-3 PCM Signal Output
33	TEST3	<u></u>	Test Control Signal 3
34	PDN	<u> </u>	Power Down Control Signal
35	PDN1	ı I	Channel-1 Power Down Control Signal
36	PDN2	<u> </u>	Channel-2 Power Down Control Signal
37	PDN3	· · · · · · · · · · · · · · · · · · ·	Channel-3 Power Down Control Signal
38	V <sub>DD</sub>	·	Digital Power Supply
39	DG		Digital Fower Supply  Digital Ground
40	AG		Analog Ground
41	AOUT1-		Channel-1 Receive Amp Inverting Output
42	AOUT1-	0	Channel-1 Receive Amp Inverting Output  Channel-1 Receive Amp Non-inverting Output
43	GSX1	0	Channel-1 Receive Amp Non-inverting Output  Channel-1 Transmit Amp Output
	1	<u> </u>	·
44	AIN1-	I	Channel-1 Transmit Amp Inverting Input

#### PIN FUNCTIONAL DESCRIPTION

## AIN1+, AIN2+, AIN3+, AIN1-, AIN2-, AIN3-, QSX1, GSX2, GSX3

AIN1+, AIN1- and GSX1 are the transmit inputs and transmit level adjustment pins for Channel 1, AIN2+, AIN2- and GSX2 are those for Channel 2. AIN3+, and AIN3- and GSX3 are those for Channel 3.

AIN1+, AIN2+ and AIN3+ are non-inverting inputs for the op-amp.


AIN1-, AIN2- and AIN3- are inverting inputs for the op-amp.

GSX1, GX2 and GX3 are the outputs for op-amp.

Do the level adjustment as described below.

If AINn- and AINn+ are not used, connect AINn- to GSXn and AINn+ to SGC.

During power saving and power down modes, GSX1, GSX2, and GSX3 outputs are at a high impedance. During power down mode in each channel, the GSX output of a channel in power down mode is at a high impedance.



## AOUT1+, AOUT1-, AOUT2+, AOUT2-, AOUT3+, AOUT3-

AOUT1+ and AOUT1- are the receive analog output pins for Channel 1, AOUT2+ and AOUT2- are those for Channel 2, and AOUT3+ and AOUT3- are those for Channel 3.

AOUT1- is the inverting output for AOUT1+, AOUT2- is for AOUT2+, and AOUT3- is for AOUT3+. A load of  $600\Omega$  or more can be driven between AOUT1+ and AOUT1-, AOUT2+ and AOUT2-, and AOUT3+ and AOUT3-. The output signal has an amplitude of 3.4 Vpp above and below the signal ground voltage (SG) when the digital signal of 3.17 dBm0 is input to DIN1, DIN2, and DIN3.

During power saving and power down modes, the AOUT1+, AOUT1-, AOUT2+, AOUT2-, AOUT3+, and AOUT3- outputs are at a high impedance.

During power down mode in each channel, the AOUTn+ and AOUTn- of a channel in power down are at a high impedance.

#### SGC

Bypass capacitor pin used to generate the signal ground voltage level.

Connect a 1 µF capacitor with excellent high frequency characteristics between the SGC pin and the AG pin.

#### MCK

Master clock input pin. The frequency is 12.288 MHz or 15.360 MHz.

The frequency is switched by MCKSEL. This master clock may be asynchronous with BCLK, RSYNC, and XSYNC.

#### MCKSEL

Master clock frequency select signal input pin. Input a 12.288 MHz clock to the MCK pin when MCKSEL is "0". Input a 15.360 MHz clock to the MCK pin when MCKSEL is "1".

## **PDN**

Power down control signal input pin. When PDN is "0", all circuits are in power down mode.

## PDN1, PDN2, PDN3

PDN1 is the power down control signal input pin for Channel 1, PDN2 is for Channel 2, and PDN3 is for Channel 3.

When PDN is "1" and PDN1, PDN2, and PDN3 are "0s", the corresponding channel goes in power saving mode (all analog circuits except the reference voltage generation circuit are being powered down).

#### P/S

Signal input pin for selecting either 3-channel independent serial interface or 3-channel continuous serial interface. When P/S is "0", 3-channel independent serial interface, in which the input/output of each channel is made through DIN1 to 3 and DOUT1 to 3 independently, is selected.

When P/S is "1", 3-channel continuous serial interface, in which the input/output of each channel is made from DIN1 and DOUT1 continuously.

When 3-channel continuous serial interface is selected, DOUT2 and DOUT3 pins are at a high impedance. Connect the DIN2 and DIN3 pins to the digital ground (DG).

## **BCLK**

PCM signal shift clock input pin for DIN1, DIN2, DIN3, DOUT1, DOUT2, and DOUT3.

The frequency is equal to the data rate.

The clock frequencies available are 64, 96, 128, 192, 256, 384, 512, 1024, 1536, and 2048 kHz.

When P/S is "1" and 3-channel continuous serial interface is selected, the frequencies of 64, 96, and 128 kHz cannot be used.

## **RSYNC**

Receive synchronizing signal input pin.

This signal selects necessary 8-bit PCM data from serial PCM signals for the DIN1, DIN2 and DIN3 pins. This synchronizing signal must be synchronized in phase with BCLK (generated from BCLK).

## XSYNC

Transmit synchronizing signal input pin.

This synchronizing signal must be synchronized in phase with BCLK (generated from BCLK). The DPLL circuit is synchronized in phase with XSYNC.

## DIN1, DIN2, DIN3

When P/S is "0" and 3-channel independent serial interface is selected, DIN1 is the PCM signal input pin for Channel 1, DIN2 is for Channel 2, and DIN3 is for Channel 3.

When P/S is "1" and 3-channel continuous serial interface is selected, DIN1 is the PCM signal input pin for each channel and data is input in the order of Channel 1, Channel 2 and Channel 3.

At that time, connect DIN2 and DIN3 to the digital ground (DG).

The PCM signal data rate is equal to the frequency of BCLK. The PCM signal is shifted at the falling edge of BCLK. The MSD of PCM data is identified at the rising edge of RSYNC.

## DOUT1, DOUT2, DOUT3

When P/S is "0" and 3-channel independent serial interface is selected, DOUT1 is the PCM signal output pin for Channel 1, DOUT2 is for Channel 2, and DOUT3 is for Channel 3.

When P/S is "1" and 3-channel continuous serial interface is selected, DOUT1 is the PCM signal output pin for each channel and data is output in the order of Channel 1, Channel 2, and Channel 3. At that time, DOUT2 and DOUT3 are at a high impedance state.

The PCM signal is sequentially output starting from MSD in synchronization with the rise of BCLK. (MSD may be output at the rising edge of XSYNC depending on the timing of BCLK and XSYNC.) These pins are at a high impedance during the time other than PCM data output bits.

These pins also are at a high impedance during power down mode and power saving mode.

These pins must be internally connected to pull-up resistors because the output form is of open-drain. For coding law, the ITU-T Recommend  $\mu$ -law is employed.

	PCMIN / PCMOUT									
		μ-law								
Input/output level	М	D	D	D	D	D	D	D		
	S	2	3	4	5	6	7	8		
	D									
+ full scale	1	0	0	0	0	0	0	0		
+0	1	1	1	1	1	1	1	1		
-0	0	1	1	1	1	1	1	1		
- full scale	0	0	0	0	0	0	0	0		

Table 1 Coding law

#### **VDDA**

+5V power supply for analog signal circuits.

Use an analog power supply system of equipment used.

Connect a bypass capacitor of 1  $\mu$ F with excellent high frequency characteristics and a capacitor of 10  $\mu$ F between this pin and the AG pin.

#### AG

Ground pin for analog signal circuits.

#### $V_{Dr}$

+5V power supply pin for digital signal circuits.

Although this pin and VDDA are not connected internally, these pins must be connected on the printed circuit board.

#### DG

Ground pin for digital signal circuits.

Although this pin and AG are not connected internally, these pins must be connected on the printed circuit board.

## TEST2, TEST3

These pins are used for device test.

These device test pins must be connected to the DG pin.

PDN	PDNn	DOUTn
0	0/1	Н
1	0	11111111
1	1	Converted output

Table 2 Power Control vs. DOUT Output Status

PDN	PDN1	PDN2	PDN3	GSX1, AOUT1±	GSX2, AOUT2±	GSX3, AOUT3±	SGC
0	0/1	0/1	0/1	High impedance	High impedance	High impedance	Connected to AG with a resistor of about 50 $k\Omega$
1	0	0	0	High impedance	High impedance	High impedance	Operating
1	1	0/1	0/1	Operating	Depending on PDN2	Depending on PDN3	Operating
1	0/1	1	0/1	Depending on PDN1	Operating	Depending on PDN3	Operating
1	0/1	0/1	1	Depending on PDN1	Depending on PDN2	Operating	Operating

Table 3 Power Control vs. Analog Output Status

# ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	$V_{DD}$	_	-0.3 to +7.0	V
Analog Input Voltage	$V_{AIN}$	<del>_</del>	$-0.3$ to $V_{DD}+0.3$	V
Digital Input Voltage	$V_{DIN}$	<del>_</del>	-0.3 to V <sub>DD</sub> +0.3	V
Storage Temperature	T <sub>STG</sub>	_	-55 to +150	°C

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	$V_{DD}$	Voltage must be fixed	4.75	5.0	5.25	V
Operating Temperature	$T_OP$	_	-30	_	+85	°C
Analog Input Voltage	$V_{AIN}$	Gain = 1	_		2.26	$V_{PP}$
High Level Input Voltage	$V_{IH}$	All Digital Input Pins	2.2	1	$V_{DD}$	V
Low Level Input Voltage	$V_{IL}$	Ali Digital Input Pilis	0	-	0.8	V
MCK Fraguency	Е	MCKSEL = "0"	-100ppm	12.288	+100ppm	MHz
MCK Frequency	F <sub>MCK</sub>	MCKSEL = "1"	-100ppm	15.360	+100ppm	IVITIZ
BCLK Frequency	F <sub>BCLK</sub>	BCLK	64k, 128k 1.024M, 2 96k, 192k	Hz		
Sync Pulse Frequency	F <sub>SYNC</sub>	XSYNC, RSYNC	_	8	_	kHz
Clock Duty Ratio	D <sub>CLK</sub>	MCK, BCLK	40	50	60	%
Digital Input Rise Time	$T_IR$	All Digital Input Dina	_	_	50	ns
Digital Input Fall Time	$T_IF$	All Digital Input Pins	_	1	50	ns
Transmit Sync Pulse Setting	$T_{xs}$	BCLK to XSYNC	50	1	_	ns
Time	$T_{SX}$	XSYNC to BCLK	50	1	_	ns
Receive Sync Pulse Setting	$T_{RS}$	BCLK to RSYNC	50		_	ns
Time	$T_{SR}$	RSYNC to BCLK	50	_	_	ns
Sync Pulse Width	$T_{WS}$	XSYNC, RSYNC	1 BCLK		100	μs
DIN Set-up Time	$T_{DS}$	DIN1 to 3	50	-	_	ns
DIN Hold Time	$T_DH$	DIN1 to 3	50	-	_	ns
Digital Output Load	$R_{DL}$	Pull-up Resistor, DOUT1 to 3	0.5	_	_	kΩ
	$C_{DL}$	DOUT1 to 3	_	_	50	pF
Allowable Jitter Width	$T_{JT}$	XSYNC, RSYNC	_	_	500	ns
Bypass Capacitor for SGC	$C_{SG}$	Between SGC and AG	1	_	_	μF

## **ELECTRICAL CHARACTERISTICS**

## DC and Digital Interface Characteristics

 $(V_{DD} = 4.75 \text{ to } 5.25 \text{ V}, \text{ Ta} = -30 \text{ to } +85^{\circ}\text{C})$ 

		( V DD —	0 10 0.	20 V, IU	- 0010	
Parameter	Parameter Symbol Condition		Min.	Тур.	Max.	Unit
	I <sub>DD1</sub>	3CH Operating Mode, No Signal PDN = "1", PDN1 = PDN2 = PDN3 = "1"	l	28.0	33.0	mA
Power Supply Current	I <sub>DD2</sub>	Power Saving Mode, PDN = "1", PDN1 = PDN2 = PDN3 = "0"	l	3.0	5.0	mA
	I <sub>DD3</sub>	Power Down Mode, PDN = "0" All inputs fixed	l	0.01	0.05	mA
High Level Input Leakage Current	I <sub>IH</sub>	All Digital Input Pins $V_1 = V_{DD}$	l		10	μΑ
Low Level Input Leakage Current					10	μА
Digital Output Low Voltage	V <sub>OL</sub>	DOUT1 to 3, Pull-up = 0.5 k $\Omega$	0	0.2	0.4	V
Digital Output Leakage Current	Io	DOUT1 to 3, High Impedance State		_	10	μА
Input Capacitance	C <sub>IN</sub>	_	_	5	_	pF

## **Analog Interface Characteristics**

 $(V_{DD} = 4.75 \text{ to } 5.25 \text{ V}, \text{ Ta} = -30 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition		Тур.	Max.	Unit
SGC Rise Time	T <sub>SGC</sub>	SGC to AG 0.1 $\mu$ F Rise time to 90% of max. level		_	100	ms

## **Transmit Analog Interface Characteristics**

 $(V_{DD} = 4.75 \text{ to } 5.25 \text{ V}, \text{ Ta} = -30 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Cond	Min.	Тур.	Max.	Unit	
Input Resistance	R <sub>INX</sub>	AIN1,	10	_		МΩ	
Output Load Resistance	$R_{LGX}$	GSX1, GSX2		20	_	_	kΩ
Output Load Capacitance	$C_{LGX}$	with respect to SG voltage		_	_	30	pF
Output Amplitude	$V_{OGX}$	*1		-1.13	_	+1.13	V
Offset Voltage	$V_{OSGX}$	Gain = 1		-50	_	+50	mV

<sup>\*1</sup>  $-2.73 \text{ dBm } (600\Omega) = 3.17 \text{ dBm0 } (\mu\text{-law}) = 2.26 \text{ V}_{PP}$ 

## **Receive Analog Interface Characteristics**

 $(V_{DD} = 4.75 \text{ to } 5.25 \text{ V}, \text{ Ta} = -30 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output Load Resistance	AOUT1±, AOUT2± AOUT3± with respect to inverting output		0.6			kΩ
Output Load Capacitance	tput Load Capacitance C <sub>LAO</sub> AOUT1±, AOUT2±, AOUT3±		ı	_	50	pF
Output Amplitude	trput Amplitude V <sub>OAO</sub> AOUT1±, AOUT2±, AOUT3±, R <sub>LAO</sub> =0.6 kΩ with respect to inverting output		-1.7	_	+1.7	٧
Offset Voltage	V <sub>OSAO</sub>	AOUT1±, AOUT2±, AOUT3± with respect to SG voltage	-100	_	+100	mV

## **AC Characteristics**

 $(V_{DD} = 4.75 \text{ to } 5.25 \text{ V}, \text{ Ta} = -30 \text{ to } +85^{\circ}\text{C})$ 

				<u>'</u>	( TOD - 111 C	10 0.20 1,		,
Parameter	Symbol		Cor	dition	Min.	Тур.	Max.	Unit
	Cyllibol	Freq.	Level		IVIII I.	Typ.	IVIAX.	01110
	Loss T1	60			25	45		
	Loss T2	300			-0.15	+0.15	+0.20	
Transmit	Loss T3	1020	0	(Attenuation)	F	Reference		dB
Frequency Response	Loss T4	3000		(Attenuation)	-0.15	+0.02	+0.20	uБ
	Loss T5	3300			-0.15	+0.1	+0.80	
	Loss T6	3400			0	0.6	0.80	
	Loss R1	100			-0.15	+0.04	+0.2	
Receive Frequency Response	Loss R2	1020			F	Reference		
	Loss R3	3000	0	(Attenuation)	-0.15	+0.07	+0.20	dB
	Loss R4	3300			-0.15	+0.20	+0.80	
	Loss R5	3400			0	0.6	0.8	
	SDT1		3		36	43	_	
Transmit Signal to Distortion	SDT2		0	*2	36	41	_	dB
	SDT3	1020	-30		36	39	_	
Ratio	SDT4		-40		30	34	_	
	SDT5		-45		25	31	_	
	SDR1		3	*2	36	43	_	dB
Receive	SDR2		0		36	41	_	
Signal to Distortion	SDR3	1020	-30		36	39	_	
Ratio	SDR4		-40		30	34	_	
	SDR5		-45		25	31	_	
	GTT1		3		-0.2	+0.02	+0.2	
Transmit	GTT2		-10		F	Reference		
	GTT3	1020	-40		-0.2	+0.06	+0.2	dB
Gain Tracking	GTT4		-50		-0.6	+0.3	+0.6	
	GTT5		-55		-1.2	+0.5	+1.2	
	GTR1		3		-0.2	0	+0.2	
Receive Gain Tracking	GTR2		-10	]		Reference		
	GTR3	1020	-40	DIN to AOUTn	-0.2	-0.02	+0.2	dB
	GTR4		-50		-0.6	-0.1	+0.6	
	GTR5		-55		-1.2	-0.2	+1.2	
Idla Channal Nais -	NIDLE <sub>T</sub>	_	_	AINn = SG *2	_	<del>-7</del> 6	-72	al Duna Ora
Idle Channel Noise	NIDLE₅			DIN = 0 code *2		-88	-82	abinoo

<sup>\*2</sup> P-message Filter is used

#### **AC Characteristics (Continued)**


 $(V_{DD} = 4.75 \text{ to } 5.25 \text{ V}, \text{ Ta} = -30 \text{ to } +85^{\circ}\text{C})$ Condition Parameter Symbol Min. Тур. Max. Unit Freq. Level  $V_{DD} = 5 V$ ,  $AV_{T}$ 0.535 0.555 0.574 Absolute Level Ta = 25°C Vrms (Initial Difference)  $V_{DD} = 5 V$ 0.806 0.835 0.864  $\mathsf{AV}_\mathsf{R}$ Ta = 25°C 1020 0 Absolute level  $AV_{TT}$ -0.30.3  $V_{DD} = 4.75 \text{ to } 5.25 \text{ V}$ (Deviation of dΒ Temperature and  $Ta = -40 \text{ to } 85^{\circ}C$  $\mathsf{AV}_{\mathsf{RT}}$ -0.30.3 power) A to A Mode 1020 0 Absolute Delay  $T_{D}$ 0.54 0.6 ms BCLK = 2048 kHz  $T_{GD}$  T1 500 0.26 0.75  $T_{GD} T2$ 600 0.16 0.35 Transmit Group Delay  $T_{\text{GD}} T3$ 1000 0 \*3 0.02 0.125 ms  $T_{GD} T4$ 2600 0.05 0.125  $T_{GD}$  T5 2800 0.07 0.75  $T_{GD} R1$ 500 0.00 0.75  $T_{\text{GD}} R2$ 600 0.00 0.35 Receive Group Delay  $T_{GD}$  R3 1000 0 \*3 0.00 0.125 ms  $T_{\text{GD}} R4$ 2600 0.06 0.125  $T_{\text{GD}} R5$ 2800 0.09 0.75  $CR_{\scriptscriptstyle T}$ Trans to Receive 80 85 Cross Talk  $CR_R$ 0 Receive to Trans 75 80 1020 dΒ Attenuation Channel to Channel 80  $CR_{CH}$ 85 Discrimination DIS 0 0 to 4 kHz 32 dΒ 4.6 to 72k 30 300 to 0 Out of Band Spurious **OBS** 4.6 kHz to 1000 kHz -37.5-35 dΒ 3.4k SFD<sub>T</sub> -50 -40 Signal Frequency \_ 1020 0 0 to 4 kHz dBm0 Distortion SFD<sub>P</sub> -48 -40  $IMD_{T}$ fa = 470-52 -40 Intermoduration -4 2 fa - fb dBm0 Distortion fb = 320-40  $IMD_R$ -52 PSR<sub>T1</sub> 0 to 4k 40 44  $PSR_{T2}$ 55 4 to 50k 50 100 Power Supply Noise \*4 dB Rejection Ratio PSR<sub>R1</sub> 0 to 4k mVrms40 45 PSR<sub>R2</sub> 56 4 to 50k 50  $\mathsf{T}_{\mathsf{SD}}$ 20 100 **DOUTn Digital Output**  $T_{XD1}$ Pull-up resister =  $0.5 \text{ k}\Omega$ 20 100 ns **Delay Time**  $C_L = 50 \text{ pF}$  and 1 LSTTL 20 100  $T_{XD2}$ **DOUT Signal Output**  $T_{DDO}$ Signal rise time after power on by PDNn \*5 4 ms **Delay Time**  $\mathsf{T}_{\mathsf{DAO}}$ **AOUT Signal Output** Signal rise time after power on by PDNn \*5 4 ms

<sup>\*3</sup> Minimum value of the group delay distortion

<sup>\*4</sup> The measurement under idle channel noise

<sup>\*5</sup> The rise time of SGC by PDN is not included.
DOUT and AOUT will not rise before inputting XSYNC.


## TIMING DIAGRAM



Note: In the above diagram, 3-channel independent serial interface is selected.

When 3-channel continuous serial interface is selected, 24-bit data is output from DOUT1 in the order of Channel 1, Channel 2, and Channel 3.


Figure 1 Transmit side Timing Diagram



Note: In the above diagram, 3-channel independent serial interface is selected.

When 3-channel continuous serial interface is selected, 24-bit data is input to DIN1 in the order of Channel 1, Channel 2, and Channel 3.

Figure 2 Receive Side Timing Diagram




Note: DOUT and AOUT will not rise before inputting XSYNC.


Figure 3 SGC, DOUT, AOUT Outputs Timing

## APPLICATION CIRCUITS

## When 3-channel independent serial interface is selected



## When 3-channel continuous serial interface is selected



PEDL7048-01-01

OKI Semiconductor ML7048-01

## **APPLICATION NOTE**


## **Pull-up Resistor for the DOUT Pin**

Use an optimal value of pull-up resistor for the DOUT pin considering the frequency and load capacitance of BCLK used. If a small value of pull-up resistor is used, the distortion characteristics may be degraded and current consumption also may be increased.

Select a pull-up resistance referencing the following calculation conditions.

#### **Calculation conditions:**

If SYNC and BCLK have risen and data is looped between DOUT and DIN, data can be normally input and output.



## **Calculation example:**

DCLK (H-)	$R_{PULL}\left(k\Omega\right)$								
BCLK (Hz)	$C_{L} = 10 \text{ pF}$	C <sub>L</sub> = 20 pF	$C_{L} = 50 \text{ pF}$	C <sub>L</sub> = 100 pF					
64k	388.6	194.3	77.7	38.9					
128k	193.3	96.7	38.7	19.3					
256k	95.7	47.8	19.1	9.7					
512k	46.8	23.4	9.4	4.7					
1.024M	22.4	11.2	4.5	2.2					
2.048M	10.2	5.1	2.0	1.0					

## **Selection of resistance value:**

If the calculated resistance is more than 100 k $\Omega$ , use a 100 k $\Omega$  resistor.

Since the calculated resistance +10% is allowable, you can use a typical resistance a little higher than the calculated resistance.

#### **Cross-talk between Channels**

This device contains a 3-channel CODEC.

The circuits and layout of this device have been designed so that the internal cross-talk between channels is to be as small as possible. The pins also are carefully placed.

It is required to design your printed circuit board considering the following descriptions.

#### **Transmit Side:**

AN1+, AN1-, AIN2+, AIN2-, AIN3+, and AIN3- are the input pins for op-amps with a high resistance. Consequently, if the wiring patterns of these pins are close to the wiring patterns of other signals, cross-talk may be caused. And a longer wiring pattern generates noises.

The wiring pattern must be as short as possible and must not be close to the patterns of other signals. In addition, connect a ground pattern between these wiring patterns and the wiring patterns of other signals.

AIN1+, AIN2+, and AIN3+ are connected to SGC.

Connect a bypass capacitor to the SGC pin as closely as possible and place a wiring pattern for AIN+, AIN2+, and AIN3+ separately.

#### **Receive Side:**


AOUT1+, AOUT1-, AOUT2+, AOUT2-, AOUT3+, and AOUT3- are the outputs for op-amps with a low resistance. Although the cross-talk caused by wiring patterns is small when compared with the transmit side, Avoid placing the wiring patterns of these pins closely to the wiring patterns of other signals.

#### **RSYNC Timing**

Data that is input from DINn is latched at the rising edge of BCLK corresponding to the trailing edge of the last bit.

If the latch timing and the internal processing timing (25.390 µs from the rise of XSYNC) are overlapped, data slip (data is deleted or the same data is output twice) data error may occur.

Set the timing so that the latch timing and internal processing timing are not within  $\pm 500$  ns considering the jitter of DPLL.



## Relationship between MCK and BCLK, XSYNC, RSYNC

Although MCK may be asynchronous with BCLK, XSYNC, and RSYNC, take note of the following. If MCK and RCLK, XSYNC, RSYNC are generated from the different oscillation sources (ex-


If MCK and BCLK, XSYNC, RSYNC are generated from the different oscillation sources (ex. two crystal oscillators are used) with the same frequency, the difference in frequency may cause a beat. If this beat frequency is within the band, the characteristics may be degraded.

## RECOMMENDATIONS FOR ACTUAL DESIGN

- To assure specified electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the device pins.
- Connect the AG pin and DG pin each other as closely as possible. Connect to the system ground with low impedance.
- Connect the VDDA pin to the V<sub>DD</sub> pin as closely as possible and connect them to the analog power supply at a low impedance.
- Directly mount this device onto the printed circuit board without using an IC socket. Unless unavoidable, use short lead type socket.
- When mounted on a frame, use electromagnetic shielding, if any electromagnetic emission sources such as power supply transformers surround the device.
- $\bullet$  Keep the voltage on the  $V_{DD}$  pin not lower than -0.3 V even instantaneously to avoid latch-up phenomenon when turning the power on.
- Use a low noise power supply (having low level high frequency spike noise or pulse noise) to avoid erroneous operation and the degradation of the characteristics of these device.

## PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.