

SPICE Device Model SUR50N024-06P Vishay Siliconix

N-Channel 20-V (D-S) 175° MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- · Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 73019

SPICE Device Model SUR50N024-06P

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static	-		-		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.4		V
On-State Drain Current ^a	I _{D(on)}	V _{DS} = 5 V, V _{GS} = 10 V	964		Α
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	0.0041	0.0046	Ω
		V_{GS} = 10 V, I_{D} = 20 A, T_{J} = 125°C	0.0057		
		V_{GS} = 4.5 V, I_{D} = 20 A	0.0065	0.0073	
Forward Voltage ^a	V_{SD}	$I_{\rm S}$ = 50 A, $V_{\rm GS}$ = 0 V	0.91	1.2	V
Dynamic ^b	-		-		
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 10 V, f = 1 MHz	2418	2550	pF
Output Capacitance	C _{oss}		816	900	
Reverse Transfer Capacitance	C _{rss}		348	415	
Total Gate Charge ^c	Qg	V _{DS} = 10 V, V _{GS} = 4.5 V, I _D = 50 A	20	19	nC
Gate-Source Charge ^c	Q _{gs}		7.5	7.5	
Gate-Drain Charge ^c	Q_{gd}		6	6	
Turn-On Delay Time ^c	t _{d(on)}	V_{DD} = 10 V, R_L = 0.20 Ω $I_D \cong 50$ A, V_{GEN} = 10 V, R_G = 2.5 Ω I_F = 50 A, di/dt = 100 A/ μ s	11	11	ns
Rise Time ^c	t _r		10	10	
Turn-Off Delay Time ^c	t _{d(off)}		9	24	
Fall Time ^c	t _f		9	9	
Source-Drain Reverse Recovery Time	t _{rr}		31	35	


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing. c. Independent of operating temperature.


www.vishay.com Document Number: 73019





SPICE Device Model SUR50N024-06P Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 73019 www.vishay.com