

# 128K x 8 Static RAM

## Functional Description<sup>[1]</sup>

The CY7C109BN/CY7C1009BN is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable  $(CE_1)$ , an active HIGH Chip Enable  $(CE_2)$ , an active LOW Output Enable (OE), and three-state drivers. Writing to the device is accomplished by taking Chip Enable One ( $\overline{CE}_1$ ) and Write Enable (WE) inputs LOW and Chip Enable Two (CE2) input HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).


Reading from the device is accomplished by taking Chip Enable One (CE1) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable Two (CE2) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O0 through I/O7) are placed in a high-impedance state when the device is deselected (CE1 HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW).

The CY7C109BN is available in standard 400-mil-wide SOJ and 32-pin TSOP type I packages. The CY7C1009BN is available in a 300-mil-wide SOJ package. The CY7C1009BN and CY7C109BN are functionally equivalent in all other respects.

San losa CA 0513/-1700

108-013-2600



1.45 guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com. dt.dzsc.com 198 Champion Court

#### Features

- · High speed
  - t<sub>AA</sub> = 12 ns
- Low active power
- 495 mW (max. 12 ns)
- Low CMOS standby power — 55 mW (max.) 4 mW
- 2.0V Data Retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

nress Semiconductor Cornoration

• Easy memory expansion with CE1, CE2, and OE options



#### **Selection Guide**

|                              |                             | 7C109B-12<br>7C1009B-12 | 7C109B-15<br>7C1009B-15 | 7C109B-20<br>7C1009B-20 | Unit |
|------------------------------|-----------------------------|-------------------------|-------------------------|-------------------------|------|
| Maximum Access Time          | 12                          | 15                      | 20                      | ns                      |      |
| Maximum Operating Current    |                             | 90                      | 80                      | 75                      | mA   |
| Maximum CMOS Standby Current | aximum CMOS Standby Current |                         | 10                      | 10                      | mA   |
|                              | L                           | 2                       | 2                       | 2                       | mA   |

#### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature65°C to +150°C   |
|---|
| Ambient Temperature with<br>Power Applied55°C to +125°C                             |
| Supply Voltage on $V_{CC}$ to Relative $GND^{\left[2\right]}$ –0.5V to +7.0V        |
| DC Voltage Applied to Outputs in High Z State $^{[2]}$ 0.5V to V $_{\rm CC}$ + 0.5V |
| DC Input Voltage <sup>[2]</sup> –0.5V to $V_{CC}$ + 0.5V                            |

## Electrical Characteristics Over the Operating Range

| Current into Outputs (LOW)                                 | 20 mA   |
|--|---------|
| Static Discharge Voltage<br>(per MIL-STD-883, Method 3015) | >2001V  |
| Latch-Up Current   | >200 mA |

## **Operating Range**

| Range      | Ambient<br>Temperature | V <sub>CC</sub> |
|------------|------------------------|-----------------|
| Commercial | 0°C to +70°C           | $5V\pm10\%$     |
| Industrial | –40°C to +85°C         | 5V ± 10%        |

|                  |   |  |      | 7C109BN-12<br>7C1009BN-12 |      | 7C109BN-15<br>7C1009BN-15 |      | 7C109BN-20<br>7C1009BN-20 |      |
|------------------|---|--|------|---------------------------|------|---------------------------|------|---------------------------|------|
| Parameter        | Description                                       | Test Conditions  | Min. | Max.                      | Min. | Max.                      | Min. | Max.                      | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage                               | $V_{CC} = Min., I_{OH} = -4.0 mA$  | 2.4  |                           | 2.4  |                           | 2.4  |                           | V    |
| V <sub>OL</sub>  | Output LOW Voltage                                | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA   |      | 0.4                       |      | 0.4                       |      | 0.4                       | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                                |  | 2.2  | $V_{CC} + 0.3$            | 2.2  | V <sub>CC</sub> + 0.3     | 2.2  | V <sub>CC</sub> +0.3      | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[2]</sup>                  |  | -0.3 | 0.8                       | -0.3 | 0.8                       | -0.3 | 0.8                       | V    |
| I <sub>IX</sub>  | Input Leakage<br>Current                          | $GND \le V_I \le V_{CC}$   | -1   | +1                        | -1   | +1                        | -1   | +1                        | μA   |
| I <sub>OZ</sub>  | Output Leakage<br>Current                         | GND <u>≤</u> V <sub>I</sub> ≤ V <sub>CC</sub> ,<br>Output Disabled   | -5   | +5                        | -5   | +5                        | -5   | +5                        | μΑ   |
| I <sub>OS</sub>  | Output Short<br>Circuit Current <sup>[3]</sup>    | V <sub>CC</sub> = Max., V <sub>OUT</sub> = GNE   | )    | -300                      |      | -300                      |      | -300                      | mA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating<br>Supply Current       | $V_{CC} = Max., I_{OUT} = 0 mA$<br>f = f <sub>MAX</sub> = 1/t <sub>RC</sub>  | ,    | 90                        |      | 80                        |      | 75                        | mA   |
| I <sub>SB1</sub> | Automatic CE<br>Power-Down Current<br>—TTL Inputs | $\begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE}_1 \geq V_{IH} \\ \text{or } CE_2 \leq V_{IL}, \ V_{IN} \geq V_{IH} \text{ or} \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$       |      | 45                        |      | 40                        |      | 30                        | mA   |
| I <sub>SB2</sub> | Automatic CE                                      | Max. V <sub>CC</sub> ,   |      | 10                        |      | 10                        |      | 10                        | mA   |
|                  | Power-Down Current<br>—CMOS Inputs                | $\begin{array}{ll} CE_1 \geq V_{CC} - 0.3V, & \\ \text{or } CE_2 \leq 0.3V, & \\ V_{\text{IN}} \geq V_{CC} - 0.3V, & \\ \text{or } V_{\text{IN}} \leq 0.3V, & \text{f} = 0 & \\ \end{array}$ |      | 2                         |      | 2                         |      | 2                         | mA   |

## Capacitance<sup>[4]</sup>

| Parameter        | Description        | Test Conditions                         | Max. | Unit |
|------------------|--------------------|---|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 9    | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{CC} = 5.0V$                         | 8    | pF   |


Notes:


Notes:
 Minimum voltage is -2.0V for pulse durations of less than 20 ns.
 Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
 Tested initially and after any design or process changes that may affect these parameters.



## **CY7C109BN CY7C1009BN**

### AC Test Loads and Waveforms





## Switching Characteristics<sup>[5]</sup> Over the Operating Range

|                   |   | 7C109BN-12<br>7C1009BN-12 |      |      | 7C109BN-15<br>7C1009BN-15 |      | 7C109BN-20<br>7C1009BN-20 |      |
|-------------------|---|---------------------------|------|------|---------------------------|------|---------------------------|------|
| Parameter         | Description   | Min.                      | Max. | Min. | Max.                      | Min. | Max.                      | Unit |
| Read Cycle        | ·<br>•  |                           |      | •    |                           |      |                           |      |
| t <sub>RC</sub>   | Read Cycle Time   | 12                        |      | 15   |                           | 20   |                           | ns   |
| t <sub>AA</sub>   | Address to Data Valid   |                           | 12   |      | 15                        |      | 20                        | ns   |
| t <sub>OHA</sub>  | Data Hold from Address Change   | 3                         |      | 3    |                           | 3    |                           | ns   |
| t <sub>ACE</sub>  | $\overline{CE}_1$ LOW to Data Valid, $CE_2$ HIGH to Data Valid                  |                           | 12   |      | 15                        |      | 20                        | ns   |
| t <sub>DOE</sub>  | OE LOW to Data Valid  |                           | 6    |      | 7                         |      | 8                         | ns   |
| t <sub>LZOE</sub> | OE LOW to Low Z   | 0                         |      | 0    |                           | 0    |                           | ns   |
| t <sub>HZOE</sub> | OE HIGH to High Z <sup>[6, 7]</sup>   |                           | 6    |      | 7                         |      | 8                         | ns   |
| t <sub>LZCE</sub> | CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[7]</sup>      | 3                         |      | 3    |                           | 3    |                           | ns   |
| t <sub>HZCE</sub> | $\overline{\text{CE}}_1$ HIGH to High Z, $\text{CE}_2$ LOW to High $Z^{[6, 7]}$ |                           | 6    |      | 7                         |      | 8                         | ns   |
| t <sub>PU</sub>   | CE <sub>1</sub> LOW to Power-Up, CE <sub>2</sub> HIGH to Power-Up               |                           |      | 0    |                           | 0    |                           | ns   |
| t <sub>PD</sub>   | CE <sub>1</sub> HIGH to Power-Down, CE <sub>2</sub> LOW to Power-Down           |                           | 12   |      | 15                        |      | 20                        | ns   |
| Write Cycle       | [8]   |                           | •    |      | 1                         | 1    | 1                         |      |
| t <sub>WC</sub>   | Write Cycle Time <sup>[9]</sup>   | 12                        |      | 15   |                           | 20   |                           | ns   |
| t <sub>SCE</sub>  | CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End             | 10                        |      | 12   |                           | 15   |                           | ns   |
| t <sub>AW</sub>   | Address Set-Up to Write End   | 10                        |      | 12   |                           | 15   |                           | ns   |
| t <sub>HA</sub>   | Address Hold from Write End   | 0                         |      | 0    |                           | 0    |                           | ns   |
| t <sub>SA</sub>   | Address Set-Up to Write Start   | 0                         |      | 0    |                           | 0    |                           | ns   |
| t <sub>PWE</sub>  | WE Pulse Width  | 10                        |      | 12   |                           | 12   |                           | ns   |
| t <sub>SD</sub>   | Data Set-Up to Write End  | 7                         |      | 8    |                           | 10   |                           | ns   |
| t <sub>HD</sub>   | Data Hold from Write End  | 0                         |      | 0    |                           | 0    |                           | ns   |
| t <sub>LZWE</sub> | WE HIGH to Low Z <sup>[7]</sup>   | 3                         |      | 3    |                           | 3    |                           | ns   |
| t <sub>HZWE</sub> | WE LOW to High Z <sup>[6, 7]</sup>  |                           | 6    |      | 7                         |      | 8                         | ns   |

Notes:

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

6. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

HZOE: HZCE: and HZWE are specified with a load capacitatice or pF as in part (p) or AC lest Loads. Transition is measured ±500 mV from steady-state voltage.
At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZWE</sub> is less than t<sub>LZWE</sub> for any given device.
The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW. CE<sub>1</sub> and WE must be LOW and CE<sub>2</sub> HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## CY7C109BN CY7C1009BN

#### Data Retention Characteristics Over the Operating Range (Low Power version only)


| Parameter         | Description                          | Conditions  | Min. | Max | Unit |
|-------------------|--------------------------------------|---|------|-----|------|
| V <sub>DR</sub>   | V <sub>CC</sub> for Data Retention   | No input may exceed V <sub>CC</sub> + 0.5V  | 2.0  |     | V    |
| I <sub>CCDR</sub> | Data Retention Current               | $\frac{V_{CC}}{CE_1} = V_{DR} = 2.0V,$<br>CE <sub>1</sub> $\ge V_{CC} - 0.3V$ or CE <sub>2</sub> $\le 0.3V$ , |      | 150 | μA   |
| t <sub>CDR</sub>  | Chip Deselect to Data Retention Time | $V_{\rm IN} \ge V_{\rm CC} - 0.3V$ or $V_{\rm IN} \le 0.3V$   | 0    |     | ns   |
| t <sub>R</sub>    | Operation Recovery Time              |   | 200  |     | μS   |


#### Data Retention Waveform




## **Switching Waveforms**

Read Cycle No. 1<sup>[10, 11]</sup>







#### Notes:


10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ . 11. WE is HIGH for read cycle.

12. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.




#### Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{CE}_1$  or  $CE_2$  Controlled)<sup>[13, 14]</sup>



## Write Cycle No. 2 (WE Controlled, OE HIGH During Write)<sup>[13, 14]</sup>




#### Notes:

13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 14. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state. 15. During this period the I/Os are in the output state and input signals should not be applied.



## Switching Waveforms (continued)

## Write Cycle No. 3 ( $\overline{WE}$ Controlled, $\overline{OE}$ LOW)<sup>[14]</sup>



## **Truth Table**

| CE <sub>1</sub> | CE2 | OE | WE | I/O <sub>0</sub> –I/O <sub>7</sub> | Mode                       | Power                      |
|-----------------|-----|----|----|------------------------------------|----------------------------|----------------------------|
| Н               | Х   | Х  | Х  | High Z                             | Power-Down                 | Standby (I <sub>SB</sub> ) |
| Х               | L   | Х  | Х  | High Z                             | Power-Down                 | Standby (I <sub>SB</sub> ) |
| L               | н   | L  | Н  | Data Out                           | Read                       | Active (I <sub>CC</sub> )  |
| L               | Н   | Х  | L  | Data In                            | Write                      | Active (I <sub>CC</sub> )  |
| L               | Н   | Н  | Н  | High Z                             | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |




## **Ordering Information**

| Speed<br>(ns) | Ordering Code   | Package<br>Diagram | Package Type                  | Operating<br>Range |
|---------------|-----------------|--------------------|-------------------------------|--------------------|
| 12            | CY7C109BN-12VC  | 51-85032           | 32-Lead (400-Mil) Molded SOJ  | Commercial         |
|               | CY7C1009BN-12VC | 51-85031           | 32-Lead (300-Mil) Molded SOJ  |                    |
|               | CY7C109BN-12ZC  | 51-85056           | 32-Lead TSOP Type I           |                    |
|               | CY7C109BN-12ZXC | 51-85056           | 32-Lead TSOP Type I (Pb-free) |                    |
| 15            | CY7C109BNL-15VC | 51-85032           | 32-Lead (400-Mil) Molded SOJ  | Commercial         |
|               | CY7C109BN-15VC  | 51-85032           | 32-Lead (400-Mil) Molded SOJ  |                    |
|               | CY7C1009BN-15VC | 51-85031           | 32-Lead (300-Mil) Molded SOJ  |                    |
|               | CY7C109BN-15ZC  | 51-85056           | 32-Lead TSOP Type I           |                    |
|               | CY7C109BN-15ZXC | 51-85056           | 32-Lead TSOP Type I (Pb-free) |                    |
|               | CY7C109BN-15VI  | 51-85032           | 32-Lead (400-Mil) Molded SOJ  | Industrial         |
|               | CY7C1009BN-15VI | 51-85031           | 32-Lead (300-Mil) Molded SOJ  |                    |
| 20            | CY7C109BN-20VC  | 51-85032           | 32-Lead (400-Mil) Molded SOJ  | Commercial         |
|               | CY7C1009BN-20VC | 51-85031           | 32-Lead (300-Mil) Molded SOJ  |                    |
|               | CY7C109BN-20VI  | 51-85032           | 32-Lead (400-Mil) Molded SOJ  | Industrial         |
|               | CY7C109BN-20ZC  | 51-85056           | 32-Lead TSOP Type I           | Commercial         |
|               | CY7C109BN-20ZXC | 51-85056           | 32-Lead TSOP Type I (Pb-free) |                    |

Please contact local sales representative regarding availability of these parts


## **Package Diagrams**





## CY7C109BN CY7C1009BN

### Package Diagrams (continued)



All product and company names mentioned in this document may be the trademarks of their respective holders.

berein is subject to change without notice. Cypress Semiconductor Corr

© Cypress Semiconductor Cor



## **Document History Page**

|      | Document Title: CY7C109BN/CY7C1009BN 128K x 8 Static RAM<br>Document Number: 001-06430 |               |                    |                       |  |  |
|------|--|---------------|--------------------|-----------------------|--|--|
| REV. | ECN NO.  | lssue<br>Date | Orig. of<br>Change | Description of Change |  |  |
| **   | 423847   | See ECN       | NXR                | New Data Sheet        |  |  |