DC-DC CONVERTERS

Non-isolated DDR/QDR Memory Bus Termination Module

NEW Product

- V_{TT} bus termination output (output tracks the system V_{RFF})
- 6 A output current (8 A Peak)
- 3.3 Vdc, 5 Vdc or 12 Vdc input voltage
- DDR and QDR compatible
- ON/OFF inhibit (for V_{TT} standby)
- Under-voltage lockout
- Operating temperature range: -40 °C to +85 °C
- Efficiencies up to 88%
- Output overcurrent protection (non-latching, auto-reset)
- Point-of-Load-Alliance (POLA) compatible
- Available RoHS compliant

The PTHxx050Y are a new series of non-isolated dc-dc converters designed specifically for bus termination in DDR and QDR memory applications. Operating from either a 3.3 Vdc, 5 Vdc or 12 Vdc input, the modules generate a V_{TT} output that will source or sink up to 6 A of current to accurately track their V_{RFF} input. V_{TT} is the required bus termination supply voltage, and V_{REF} is the reference voltage for the memory and chipset bus receiver comparators. V_{RFF} is usually set to half the V_{DDO} power supply voltage. The PTHxx050Y series employs an actively switched synchronous rectifier output to provide state of the art stepdown switching conversion. The products are small in size and are an ideal choice where space, performance and high efficiency are desired.







2 YEAR WARRANTY

All specifications are typical at nominal input, V_{REF} = 1.25 V, full load at 25 °C unless otherwise stated. C_{in} , C_{o1} and C_{o2} = typical value

SPECIFICATIONS

OUTPUT SPECIFICATIONS

Output current (over V_{REF} range) All models Continuous (See Note 1) +6 A Repetitive pulse (See Note 2) ±8 A

Tracking range for V_{RFF} 0.55-1.8 V Tracking tolerance to V_{REF} (V_{TT} - V_{REF}) -10 mV to +10mV

(over line, load and temperature)	TING COM
Ripple and noise	20 MHz bandwidth 20 mV pk-pk
Load transient respons (See Note 5)	e 80 μs settling time Overshoot/undershoot 25 mV typ.
Output capacitance: Non-ceramic values (See Notes 5 and 6)	PTH03050Y 470 μF typ., 3,300 μF max. PTH05050Y 470 μF typ., 3,300 μF max. PTH12050Y 940 μF typ., 3,300 μF max.
Ceramic values (See Note 5)	PTH03050Y 200 μF typ., 300 μF max. PTH05050Y 200 μF typ., 300 μF max. PTH12050Y 400 μF typ., 600 μF max.
(See Note 7)	ESR (non-ceramic) 4 mΩ min

Input capacitance (See Note 4) PTH03050Y and PTH05050Y 470 uF PTH12050Y 560 uF Remote ON/OFF Active high

GENERAL SPECIFICATIONS

INPUT SPECIFICATIONS CONTD.

PTH03050Y 88% typ. Efficiency 87% typ. PTH05050Y lo = 4 A84% typ. PTH12050Y Insulation voltage Non-isolated Switching frequency PTH03050Y 550-650 kHz PTH05050Y 550-650 kHz PTH12050Y 200-300 kHz Approvals and EN60950 standards UL/cUL60950 Material flammability UL94V-0 **Dimensions** $(L \times W \times H)$ 22.10 x 12.57 x 8.50 mm 0.870 x 0.495 x 0.335 in Weight 2.9 g (0.10 oz) MTBF Telcordia SR-332 6,000,000 hours

INPUT SPECIFICATIONS

Input current	No load	10 mA
Input voltage range	PTH03050Y PTH05050Y PTH12050Y	2.95-3.65 Vdc 4.5-5.5 Vdc 10.8-13.2 Vdc

Undervoltage lockout:

₱TH03050Y Vin increasing 2.45 V typ., 2.80 V max. Vin decreasing 2.20 V min., 2.40 V typ. Vin increasing 4.30 V typ., 4.45 V max. Vin decreasing 3.40 V min., 3.70 V typ. politication of the property o Vin increasing 9.5 V typ., 10.4 V max. 8.80 V min., 9.0 V typ. Vin decreasing

ENVIRONMENTAL SPECIFICATIONS

Thermal performance Operating ambient, -40 °C to +85 °C (See Note 2) temperature -40 °C to +125 °C Non-operating JEDEC J-STD-020C Level 3 MSL ('Z' suffix only)

PROTECTION

Overcurrent threshold All models 12 A typ. (auto reset)



PTHXX050Y ARTES 3.3/5/12 Vin Single Output

Non-isolated DDR/QDR Memory Bus Termination Module




DC-DC CONVERTERS

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

NEW Product

OUTPUT POWER (MAX.)	INPUT VOLTAGE	V _{TT} RANGE	OUTPUT CURRENT (MIN.)	OUTPUT CURRENT (MAX.)	EFFICIENCY (TYP.)	MODEL NUMBER ^(9,10)
10.8 W	2.95-3.65 Vdc	0.55-1.8Vdc	0 A	±6 A	88%	PTH03050Y
10.8 W	4.5-5.5 Vdc	0.55-1.8Vdc	0 A	±6 A	87%	PTH05050Y
10.8 W	10.8-13.2 Vdc	0.55-1.8Vdc	0 A	±6 A	84%	PTH12050Y



Notes

- Rating is conditional on the module being directly soldered to a 4 layer PCB with 1 oz. copper. See the SOA curves or contact the factory for appropriate derating. The PTH03050Y and PTH05050Y require no derating up to 85 °C operating temperature and natural convection airflow
- Up to 10 ms pulse period at 10% maximum duty.
- This control pin has an internal pull-up to the input voltage Vin. If it is left open-circuit the module will operate when input power is applied. A small low-leakage (<100 nA) MOSFET is recommended for control. For further information, consult Application Note 178.
- An input capacitor is required for proper operation. The capacitor must be rated for a minimum of 300 mA rms (750 mA rms for 12 V input) of ripple current.
- The typical value of external output capacitance value ensures that V_{TT} meets the specified transient performance requirements for the memor bus terminations. Lower values of capacitance may be possible when the measured peak change in output current is consistently less than 3 A Test conditions were 15 A/µs load step, -1.5 A to +1.5 A.

- This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult Application Note 178 for further details.
- This is the typical ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 m Ω as the minimum when using max ESR values to
- Tape and reel packaging only available on the surface-mount versions.
- To order Pb-free (RoHS compatible) surface-mount parts replace the mounting option 'S' with 'Z', e.g. PTHxx050YAZ. To order Pb-free (RoHS compatible) through-hole parts replace the mounting option 'H' with 'D', e.g. PTHxx050YAD.
- 10 NOTICE: Some models do not support all options. Please contact your local Artesyn representative or use the on-line model number search tool at http://www.artesyn.com/powergroup/products.htm to find a suitable alternative

International Safety Standard Approvals



UL/cUL CAN/CSA-C22.2 No. 60950 File No. E174104





DC-DC CONVERTERS

PTHXX050Y ARTI



3.3/5/12 Vin Single Output

Non-isolated DDR/QDR Memory Bus Termination Module

3

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

NEW Product




Figure 1 - Safe Operating Area Vin = 3.3 V, V_{REF} = 1.25 V, Iout = 6 A (See Note A)




Figure 2 - Safe Operating Area Vin = 12V, V_{REF} = 1.25 V, lout = 6 A (See Note A)




Figure 3 - Efficiency vs Load Current V_{REF} = 1.25 V (See Note B)




Figure 4 - Standard Application

Notes

- A The SOA curves represent the conditions at which internal components are within the Artesyn derating guidelines.
- B Characteristic data has been developed from actual products tested at 25 °C. This data is considered typical data for the converter.



PTHXX050Y ARTES 3.3/5/12 Vin Single Output



DC-DC CONVERTERS

Non-isolated DDR/QDR Memory Bus Termination Module

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

NEW Product




Figure 5 - Plated Through-Hole Mechanical Drawing

0.060 (1.52) 0.125 0.125 (3.18)	O.335 (8.50) max.* Solder Ball Ø0.040 (1.02) 6 Places Lowest Component 0.010 min. (0.25) Bottom side Clearance
Dimensions in Inches (mm) Tolerances (unless otherwise specified) 2 Places ±0.030 (±0.76) 3 Places ±0.010 (±0.25)	

PIN CONNECTIONS PIN NO. **FUNCTION** 1 Ground 2 V_{REF} 3 V_{in} 4 Inhibit* 5 N/C

*Denotes negative logic: Open = Normal operation Ground = Function active

Figure 6 - Surface-Mount Mechanical Drawing

Datasheet © Artesyn Technologies® 2005
The information and specifications contained in this datasheet are believed to be correct at time of publication. However, Artesyn Technologies accepts no responsibility for consequences arising from printing errors or inaccuracies. The information and specifications contained or described herein are subject to change in any manner at any time without notice. No rights under any patent accompany the sale of any such product(s) or information contained herein.