

# M36L0T7050T2 M36L0T7050B2

128 Mbit (Multiple Bank, Multi-Level, Burst) Flash memory and 32 Mbit (2Mb x16) PSRAM, Multi-Chip Package

**Preliminary Data** 

#### Feature summary

- Multi-Chip Package
  - 1 die of 128 Mbit (8Mb x16, Multiple Bank, Multi-level, Burst) Flash Memory
  - 1 die of 32 Mbit (2Mb x16) Pseudo SRAM
- Supply voltage
  - $V_{DDF} = 1.7 \text{ to } 1.95 \text{V}$
  - $-V_{CCP} = V_{DDQ} = 2.7 \text{ to } 3.1V$
  - V<sub>PPF</sub> = 9V for fast program
- Electronic signature
  - Manufacturer Code: 20h
  - Device Code (Top Flash Configuration) M36L0T7050T2: 88C4h
  - Device Code (Bottom Flash Configuration) M36L0T7050B2: 88C5h
- ECOPACK® packages available


#### Flash memory

- Synchronous / Asynchronous Read
  - Synchronous Burst Read mode: 52MHz
  - Random Access: 85ns
- Synchronous Burst Read Suspend
- Programming time
  - 2.5µs typical Word program time using Buffer Enhanced Factory Program command
- Memory organization
  - Multiple Bank Memory Array: 8 Mbit Banks
  - Parameter Blocks (Top or Bottom location)
- **Dual operations**

change without notice.

dzsc.com

- program/erase in one Bank while read in others
- No delay between read and write WWW.DZSC. operations



- **Block locking** 
  - All blocks locked at power-up
  - Any combination of blocks can be locked with zero latency
  - WP for Block Lock-Down
  - Absolute Write Protection with  $V_{PP} = V_{SS}$
- Security
  - 64 bit unique device number
  - 2112 bit user programmable OTP Cells
- Common Flash Interface (CFI)
- 100,000 program/erase cycles per block

#### **PSRAM**

- Access time: 65ns
- 8-Word Page Access capability: 18ns
- Low standby current: 100µA
- Deep power down current: 10µA
- Compatible with standard LPSRAM
- Power-down modes
  - Deep Power-Down
  - 4 Mbit Partial Array Refresh
  - 8 Mbit Partial Array Refresh

# **Contents**

1	Sum	mary description 6
2	Signa	al descriptions9
	2.1	Address Inputs (A0-A22)
	2.2	Data Input/Output (DQ0-DQ15)
	2.3	Flash Chip Enable ( $\overline{E}_{F}$ )
	2.4	Flash Output Enable ( $\overline{G}_F$ )
	2.5	Flash Write Enable ( $\overline{W}_F$ )
	2.6	Flash Write Protect (WP <sub>F</sub> )
	2.7	Flash Reset (RP <sub>F</sub> )
	2.8	Flash Latch Enable ( $\overline{L}_{F}$ )
	2.9	Flash Clock (K <sub>F</sub> )
	2.10	Flash Wait (WAIT <sub>F</sub> ) 10
	2.11	PSRAM Chip Enable Input (E1 <sub>P</sub> ) 10
	2.12	PSRAM Chip Enable Input (E2 <sub>P</sub> )11
	2.13	PSRAM Write Enable ( $\overline{W}_P$ )
	2.14	PSRAM Output Enable ( $\overline{G}_P$ )
	2.15	PSRAM Upper Byte Enable (UB <sub>P</sub> )
	2.16	PSRAM Lower Byte Enable (LB <sub>P</sub> )11
	2.17	V <sub>DDF</sub> Supply Voltage
	2.18	V <sub>CCP</sub> Supply Voltage
	2.19	V <sub>DDQ</sub> Supply Voltage
	2.20	V <sub>PPF</sub> Program Supply Voltage
	2.21	V <sub>SS</sub> Ground
3	Func	tional description13
4	Maxi	mum rating
5	DC a	nd AC parameters16
6	Pack	age mechanical

M36L0T7050T2, M36L0T7050B2			
7	Part numbering	20	
8	Revision history	21	

# **List of tables**

Table 1.	Signal names	7
Table 2.	Operating modes	. 14
Table 3.	Absolute maximum ratings	
Table 4.	Operating and AC measurement conditions	. 16
Table 5.	Device Capacitance	. 17
Table 6.	Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data	. 19
Table 7.	Ordering information scheme	. 20
Table 8.	Document revision history	. 21

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	TFBGA Connections (Top view through package)	8
Figure 3.	Functional block diagram	. 13
Figure 4.	AC Measurement I/O Waveform	. 16
Figure 5.	AC measurement load circuit	. 17
Figure 6.	Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch,	
_	Bottom View Outline	. 18

#### 1 Summary description

The M36L0T7050T2 and M36L0T7050B2 combine two memory devices in a Multi-Chip Package:

- a 128-Mbit, Multiple Bank, Multi-Level, Burst, Flash memory, the M58LT128HT or M58LT128HB
- a 32-Mbit PseudoSRAM, the M69KW048BD.

The purpose of this document is to describe how the two memory components operate with respect to each other. It should be read in conjunction with the M58LT128HTB and M69KW048BD datasheets, where all specifications required to operate the Flash memory and PSRAM components are fully detailed. These datasheets are available from your local Numonyx distributor.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8 x 10mm, 8x10 ball array, 0.8mm pitch) package. The devices are supplied with all the bits erased (set to '1').




Table 1. Signal names

Table I. Signa	i ildilles
A0-A22 <sup>(1)</sup>	Address Inputs
DQ0-DQ15	Common Data Input/Output
$V_{DDF}$	Power Supply for Flash Memory
$V_{DDQ}$	Flash Memory Power Supply for I/O Buffers
$V_{PPF}$	Flash Optional Supply Voltage for Fast Program and Erase
V <sub>SS</sub>	Ground
V <sub>CCP</sub>	PSRAM Power Supply
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
Flash memory sign	als
Ī <sub>F</sub>	Latch Enable Input
Ē <sub>F</sub>	Chip Enable Input
<del>G</del> <sub>F</sub>	Output Enable Input
$\overline{W}_F$	Write Enable Input
RP <sub>F</sub>	Reset Input
WP <sub>F</sub>	Write Protect Input
K <sub>F</sub>	Burst Clock
WAIT <sub>F</sub>	Wait Data in Burst Mode
PSRAM signals	
E1 <sub>P</sub>	Chip Enable Input
G <sub>P</sub>	Output Enable Input
$\overline{W}_{P}$	Write Enable Input
E2 <sub>P</sub>	Power-down Input
<del>UB</del> <sub>P</sub>	Upper Byte Enable Input
<del>IB</del> <sub>P</sub>	Lower Byte Enable Input

<sup>1.</sup> A22-A21 are not connected to the PSRAM component.

Figure 2. **TFBGA Connections (Top view through package)** 1 2 3 6 7 8 В С D Ε NC  $\overline{\mathsf{L}_{\mathsf{F}}}$ A10 ( UB<sub>P</sub> F G DQ12 DQ3 DQ0 ( DQ1 DQ14 DQ7 Н NC NC Κ V<sub>CCP</sub>, V<sub>DDQ</sub> VSS ; L М AI08735b

#### 2 Signal descriptions

See *Figure 1: Logic diagram* and *Table 1: Signal names*, for a brief overview of the signals connected to this device.

#### 2.1 Address Inputs (A0-A22)

Addresses A0-A20 are common inputs for the Flash memory and the PSRAM components. The other lines (A21-A22) are inputs for the Flash memory component only.

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller in the Flash memory, and they select the cells to be accessed in the PSRAM.

#### 2.2 Data Input/Output (DQ0-DQ15)

In the Flash memory, the Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Write Bus operation.

In the PSRAM DQ0-DQ7 and/or DQ8-DQ15 carry the data to or from the upper and/or lower part(s) of the selected address during a Write or Read operation, when Upper Byte Enable  $(\overline{\text{UB}}_{\text{P}})$  and/or Lower Byte Enable  $(\overline{\text{LB}}_{\text{P}})$  is/are driven Low.

## 2.3 Flash Chip Enable ( $\overline{E}_F$ )

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low,  $V_{IL}$ , and Reset is High,  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$  the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

It is not allowed to set  $\overline{E}_F$  at  $V_{IL}$ ,  $\overline{E1}_P$  at  $V_{IL}$  and  $E2_P$  at  $V_{IH}$  at the same time.

#### 2.4 Flash Output Enable ( $\overline{G}_F$ )

The Output Enable input controls data output during Flash memory Bus Read operations.

## 2.5 Flash Write Enable ( $\overline{W}_F$ )

The Write Enable controls the Bus Write operation of the Flash memories' Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

#### 2.6 Flash Write Protect ( $\overline{WP}_F$ )

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low,  $V_{IL}$ , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High,  $V_{IH}$ , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the M58LT128HTB datasheet).

#### 2.7 Flash Reset ( $\overline{RP}_F$ )

The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to M58LT128HTB datasheet for the value of  $I_{DD2}$ . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V<sub>RPH</sub> (refer to M58LT128HTB datasheet).

#### 2.8 Flash Latch Enable ( $\overline{L}_F$ )

Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low,  $V_{IL}$ , and it is inhibited when Latch Enable is High,  $V_{IH}$ . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

### 2.9 Flash Clock (K<sub>F</sub>)

The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{IL}$ . Clock is don't care during Asynchronous Read and in write operations.

### 2.10 Flash Wait (WAIT<sub>F</sub>)

WAIT is a Flash output signal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when Flash Chip Enable is at  $V_{IH}$  or Flash Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT<sub>F</sub> signal is not gated by Output Enable.

## 2.11 PSRAM Chip Enable Input $(\overline{E1}_P)$

When asserted (Low), the Chip Enable,  $\overline{E1}_P$  activates the memory state machine, address buffers and decoders, allowing Read and Write operations to be performed. When deasserted (High), all other pins are ignored, and the device is put, automatically, in low-power Standby mode.

It is not allowed to set  $\overline{E}_F$  at  $V_{IL}$ ,  $\overline{E1}_P$  at  $V_{IL}$  and  $E2_P$  at  $V_{IH}$  at the same time.

### 2.12 PSRAM Chip Enable Input (E2<sub>P</sub>)

The Chip Enable,  $E2_{\rm P}$  puts the device in Deep Power-down mode when it is driven Low. This is the lowest power mode.

### 2.13 PSRAM Write Enable ( $\overline{W}_P$ )

The Write Enable,  $\overline{W}_{P}$  controls the Bus Write operation of the memory.

### 2.14 PSRAM Output Enable ( $\overline{G}_P$ )

The Output Enable,  $\overline{G}_P$  provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

### 2.15 PSRAM Upper Byte Enable (UB<sub>P</sub>)

The Upper Byte Enable,  $\overline{\text{UB}}_{\text{P}}$  gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

### 2.16 PSRAM Lower Byte Enable ( $\overline{LB}_P$ )

The Lower Byte Enable,  $\overline{LB}_{P}$  gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

### 2.17 V<sub>DDF</sub> Supply Voltage

V<sub>DDF</sub> provides the power supply to the internal cores of the Flash memory component. It is the main power supply for all Flash operations (Read, Program and Erase).

### 2.18 V<sub>CCP</sub> Supply Voltage

The V<sub>CCP</sub> Supply Voltage supplies the power for all operations (Read or Write) and for driving the refresh logic, even when the device is not being accessed.

### 2.19 V<sub>DDQ</sub> Supply Voltage

 $V_{DDQ}$  provides the power supply for the Flash memory I/O pins. This allows all Outputs to be powered independently of the Flash Memory core power supply,  $V_{DDF}$ 

#### 2.20 V<sub>PPF</sub> Program Supply Voltage

V<sub>PPF</sub> is both a Flash control input and a Flash power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PPF}$  is kept in a low voltage range (0V to  $V_{DDQ}$ )  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLKF}$  gives an absolute protection against Program or Erase, while  $V_{PPF} > V_{PP1}$  enables these functions (see the M58LT128HTB datasheet for the relevant values).  $V_{PPF}$  is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If  $V_{PPF}$  is in the range of  $V_{PPH}$  it acts as a power supply pin. In this condition  $V_{PPF}$  must be stable until the Program/Erase algorithm is completed.

#### 2.21 V<sub>SS</sub> Ground

 $V_{SS}$  is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips.

Note:

The Flash memory device in a system should have their supply voltage ( $V_{DDF}$ ) and the program supply voltage  $V_{PPF}$  decoupled with a 0.1 $\mu$ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 5: AC measurement load circuit. The PCB track widths should be sufficient to carry the required  $V_{PPF}$  program and erase currents.

#### 3 Functional description

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by three Chip Enable inputs:  $\overline{E}_F$  for the Flash memory and  $\overline{E1}_P$  and  $E2_P$  for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations in the Flash memory and the PSRAM which would result in a data bus contention. Therefore it is recommended to put the other device in the high impedance state when reading the selected device.




Table 2. Operating modes<sup>(1)</sup>

· ·		٦		_		(2)	_						DQ0-	DQ8-	
Operation	Ē <sub>F</sub>	G <sub>F</sub>	W <sub>F</sub>	L <sub>F</sub>	RP <sub>F</sub>	WAIT <sub>F</sub> <sup>(2)</sup>	E1 <sub>P</sub>	E2 <sub>P</sub>	G <sub>P</sub>	$\overline{W}_{P}$	LB <sub>P</sub> ,	ŪB <sub>P</sub>	DQ7	DQ15	
Flash Read	$V_{IL}$	$V_{IL}$	$V_{IH}$										Data	Data Out	
Flash Write	$V_{IL}$	$V_{\text{IH}}$	$V_{IL}$	V <sub>IL</sub> (3)	$V_{IH}$		PSRAM must be disabled Data In				ta In				
Flash Address Latch	V <sub>IL</sub>	Х	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>		Data Out or Hi-Z <sup>(4)</sup>					or Hi-Z <sup>(4)</sup>			
Flash Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	Hi-Z	Hi-Z				i-Z				
Flash Standby	$V_{\text{IH}}$	Х	Χ	Х	V <sub>IH</sub>	Hi-Z	Any PSRAM mode is allowed Hi-Z					i-Z			
Flash Reset	Х	Х	Χ	Х	V <sub>IL</sub>	Hi-Z	Hi-Z				i-Z				
							V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>IL</sub>	V <sub>IH</sub>	data out	Hi-Z	
PSRAM Read <sup>(5)</sup>					V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	$V_{IH}$	V <sub>IH</sub>	V <sub>IL</sub>	Hi-Z	data out			
		ach I	Momo	rv muc	t bo di	sabled	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	$V_{IL}$	V <sub>IL</sub>	data	a out	
	[	asiii	vieilio	ry mus	t be ai	Sableu	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	data in	Hi-Z	
PSRAM Write <sup>(5)</sup>							V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	Hi-Z	data in	
							$V_{IL}$	$V_{IH}$	V <sub>IH</sub> <sup>(6)</sup>	$V_{IL}$	$V_{IL}$	$V_{IL}$	dat	ta in	
PSRAM Output							V		V <sub>IH</sub>	$V_{IL}$	\/	.,	11: 7		
Disabled <sup>(5)</sup>							V <sub>IL</sub> V <sub>IH</sub>	VIH	V <sub>IL</sub>	$V_{IH}$	V <sub>IH</sub>	V <sub>IH</sub>	Hi-Z		
PSRAM Standby (Deselected)	Any Flash mode is allowed					wed	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	)	<	Н	i-Z	
PSRAM Power- Down <sup>(7)</sup>							Х	V <sub>IL</sub>	Х	Х	)	<	Н	i-Z	

- 1. X = Don't care.
- WAIT signal polarity is configured using the Set Configuration Register command. See the M58LT128HTB datasheet for details.
- 3.  $\overline{L}_F$  can be tied to  $V_{IH}$  if the valid address has been previously latched.
- 4. Depends on  $\overline{G}_F$ .
- 5. Should not be kept in this logic condition for a period longer than 1µs.
- 6.  $\overline{G}_P$  can be  $V_{IL}$  during the Write operation if the following conditions are satisfied: a. Write pulse is initiated by  $\overline{E1}_P$  ( $\overline{E1}_P$  Controlled Write timing), or cycle time of the previous operation cycle is satisfied; b.  $\overline{G}_P$  stays  $V_{IL}$  during the entire Write cycle.
- 7. Power-Down mode can be entered from Standby state and all Data outputs are in High-Z. The Power-Down current and data retention depend on the selection of Power-Down programming.

# 4 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the Numonyx SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Val	ue	Unit
Symbol	Farameter	Min	Max	Onit
T <sub>A</sub>	Ambient Operating Temperature	-25	85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-25	85	°C
T <sub>STG</sub>	Storage Temperature	<b>–</b> 55	125	°C
V <sub>IO</sub>	Input or Output Voltage	-0.5	3.6	V
$V_{DDF}$	Flash Memory Core Supply Voltage	-0.2	2.5	V
$V_{\rm DDQ}, V_{\rm CCP}$	PSRAM and Input/Output Supply Voltages	-0.2	3.6	V
V <sub>PPF</sub>	Flash Program Voltage	-0.2	10	V
I <sub>O</sub>	Output Short Circuit Current	_	100	mA
t <sub>VPPFH</sub>	Time for V <sub>PPF</sub> at V <sub>PPFH</sub>		100	hours


## 5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 4: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC measurement conditions

Parameter	Flash M	emories	PSF	Unit	
Farameter	Min	Max	Min	Max	Onne
V <sub>DDF</sub> Supply Voltage	1.7	1.95	-	_	V
V <sub>CCP</sub> Supply Voltage	_	_	2.7	3.1	V
V <sub>DDQ</sub> Supply Voltage	2.7	3.1	_	_	V
V <sub>PPF</sub> Supply Voltage (Factory environment)	8.5	9.5	_	_	V
V <sub>PPF</sub> Supply Voltage (Application environment)	-0.4	V <sub>DDQ</sub> +0.4	-	_	V
Ambient Operating Temperature	<del>-</del> 25	85	-30	85	°C
Load Capacitance (C <sub>L</sub> )	30		50		pF
Output Circuit Resistors (R <sub>1</sub> , R <sub>2</sub> )	22		2	2	kΩ
Input Rise and Fall Times		5	5		ns
Input Pulse Voltages	0 to '	V <sub>DDQ</sub>	0 to '	$V_{\mathrm{DDQ}}$	V
Input and Output Timing Ref. Voltages	V <sub>DE</sub>	<sub>OQ</sub> /2	V <sub>DE</sub>	<sub>OQ</sub> /2	V

Figure 4. AC Measurement I/O Waveform



 $V_{DDF}$   $V_{DDQ}$   $O.1\mu F$   $O.1\mu F$ 

Figure 5. AC measurement load circuit

Table 5. Device Capacitance<sup>(1)</sup>

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		15	pF

<sup>1.</sup> Sampled only, not 100% tested.

Please refer to the M58LT128HTB and M69KW048BD datasheets for further DC and AC characteristic values and illustrations.

## 6 Package mechanical

In order to meet environmental requirements, Numonyx offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label.

D1 00 -0000000 0000000 SE 00000000 Ε E2 E1 0000|0000 0000000 BALL "A1" 0000¦0000 00 FΕ FE1 → I SD BGA-Z42

Figure 6. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Bottom View Outline


1. Drawing is not to scale.

Table 6. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data

Crembal		millimeters		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
Α			1.200			0.0472	
A1		0.200			0.0079		
A2	0.850			0.0335			
b	0.350	0.300	0.400	0.0138	0.0118	0.0157	
D	8.000	7.900	8.100	0.3150	0.3110	0.3189	
D1	5.600			0.2205			
ddd			0.100			0.0039	
E	10.000	9.900	10.100	0.3937	0.3898	0.3976	
E1	7.200			0.2835			
E2	8.800			0.3465			
е	0.800	_	-	0.0315	_	-	
FD	1.200			0.0472			
FE	1.400			0.0551			
FE1	0.600			0.0236			
SD	0.400			0.0157			
SE	0.400			0.0157			

# 7 Part numbering

Table 7. Ordering information scheme



Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this

device, please contact the Numonyx Sales Office nearest to you.

F = ECOPACK® package, tape and reel packing

# 8 Revision history

Table 8. Document revision history

Date	Revision	Changes
04-May-2006	01	Initial release.
13-Nov-2007	02	Applied Numonyx branding.

#### Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.