



P-Channel Enhancement Mode Vertical DMOS FETs

Features

- ▶ Low threshold — -2.4V max.
- ▶ High input impedance
- ▶ Low input capacitance — 125pF max.
- ▶ Fast switching speeds
- ▶ Low ON-resistance
- ▶ Free from secondary breakdown
- ▶ Low input and output leakage
- ▶ Complementary N and P-channel devices

Applications

- ▶ Logic level interfaces – ideal for TTL and CMOS
- ▶ Solid state relays
- ▶ Battery operated systems
- ▶ Photo voltaic drives
- ▶ Analog switches
- ▶ General purpose line drivers
- ▶ Telecom switches

Ordering Information

BV_{DSS}/BV_{DGS} (V)	$R_{DS(ON)}$ max (Ω)	$V_{GS(th)}$ max (V)	$I_{D(ON)}$ min (A)	Package Option
				TO-243AA (SOT-89)
-200	12	-2.4	-0.75	TN2520N8-G

-G indicates package is RoHS compliant ("Green")



Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	$\pm 20V$
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


*Distance of 1.6 mm from case for 10 seconds.

General Description

This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



TO-243AA (SOT-89) (N8)

Product Marking

TP5CW

W = Code for week sealed

TO-243AA (SOT-89) (N8)

Thermal Characteristics

Package	I_D (continuous)* (mA)	I_D (pulsed) (A)	Power Dissipation @ $T_A = 25^\circ\text{C}$ (W)	θ_{jc} $^\circ\text{C/W}$	θ_{ja} $^\circ\text{C/W}$	I_{DR}^* (mA)	I_{DRM} (A)
TO-243AA (SOT-89)	-260	-2.0	1.6	15	78 ^(†)	-260	-2.0

* I_D (continuous) is limited by max rated T_j .

† Mounted on FR5 board, 25mm x 25mm x 1.57mm.

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)


Symbol	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	-200	-	-	V	$V_{GS} = 0V, I_D = -2.0mA$
$V_{GS(th)}$	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}, I_D = -1.0mA$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	4.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = -1.0mA$
I_{GSS}	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero gate voltage drain current	-	-	-10	μA	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
			-	-1.0	mA	$V_{GS} = 0V, V_{DS} = 0.8 \text{ Max Rating}, T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-state drain current	-0.25	-0.7	-	A	$V_{GS} = -4.5V, V_{DS} = -25V$
		-0.75	-2.1	-		$V_{GS} = -10V, V_{DS} = -25V$
$R_{DS(ON)}$	Static drain-to-source ON-State resistance	-	10	15	Ω	$V_{GS} = -4.5V, I_D = -100mA$
			8.0	12		$V_{GS} = -10V, I_D = -200mA$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.7	%/ $^\circ\text{C}$	$V_{GS} = -10V, I_D = -200mA$
G_{FS}	Forward transconductance	100	250	-	mmho	$V_{DS} = -25V, I_D = -200mA$
C_{ISS}	Input capacitance	-	75	125	pF	$V_{GS} = 0V,$ $V_{DS} = -25V,$ $f = 1.0 \text{ MHz}$
C_{OSS}	Common source output capacitance	-	20	85		
C_{RSS}	Reverse transfer capacitance	-	10	35		
$t_{d(ON)}$	Turn-ON delay time	-	-	10	ns	$V_{DD} = -25V,$ $I_D = -0.75A,$ $R_{GEN} = 25\Omega$
t_r	Rise time	-	-	15		
$t_{d(OFF)}$	Turn-OFF delay time	-	-	20		
t_f	Fall time	-	-	15		
V_{SD}	Diode forward voltage drop	-	-	-1.8	V	$V_{GS} = 0V, I_{SD} = -0.5A$
t_{rr}	Reverse recovery time	-	300	-	ns	$V_{GS} = 0V, I_{SD} = -0.5A$

Notes:







(1) All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 μs pulse, 2% duty cycle.)

(2) All A.C. parameters sample tested.







Switching Waveforms and Test Circuit




Typical Performance Curves



Typical Performance Curves (cont.)



3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbol		A	b	b1	C	D	D1	E	E1	e	e1	H	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.13	1.50 BSC	3.00 BSC	3.94	0.89
	NOM	-	-	-	-	-	-	-	-			-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale.

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.