

## 8-Mbit (512K x 16) Static RAM

### Features

- TSOP I package configurable as 512K x 16 or as 1M x 8 SRAM
- High speed: 45 ns
- Wide voltage range: 2.20V–3.60V
- Pin compatible with CY62157DV30
- Ultra low standby power
  - Typical Standby current: 2  $\mu$ A
  - Maximum Standby current: 8  $\mu$ A (Industrial)
- Ultra low active power
  - Typical active current: 1.8 mA @ f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in both Pb-free and non Pb-free 48-ball VFBGA, Pb-free 44-pin TSOP II and 48-pin TSOP I packages

### Functional Description<sup>[1]</sup>

The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly


reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW or both BHE and BLE are HIGH). The input or output pins (IO<sub>0</sub> through IO<sub>15</sub>) are placed in a high impedance state when:

- Deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW)
- Outputs are disabled ( $\overline{OE}$  HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH and  $\overline{WE}$  LOW)

To write to the device, take Chip Enable ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte High Enable (BHE) is LOW, then data from IO pins (IO<sub>8</sub> through IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

To read from the device, take Chip Enable ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on IO<sub>0</sub> to IO<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on IO<sub>8</sub> to IO<sub>15</sub>. See the "Truth Table" on page 10 for a complete description of read and write modes.

### Logic Block Diagram





<sup>[1]</sup> For best practice recommendations, please refer to the Cypress application note AN1064, SRAM System Guidelines.

**Product Portfolio**

Product	Range	V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation					
						Operating I <sub>CC</sub> (mA)				Standby, I <sub>SB2</sub> (μA)	
		Min	Typ [2]	Max		f = 1MHz		f = f <sub>max</sub>		Typ [2]	Max
CY62157EV30LL	Ind'l/Auto-A	2.2V	3.0	3.6	45	Typ [2]	Max	Typ [2]	Max	Typ [2]	Max
						1.8	3	18	25	2	8

**Pin Configuration**


The following pictures show the 44-pin TSOP II and 48-pin TSOP I pinouts.<sup>[3, 4, 5]</sup>


**Notes**

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.
- NC pins are not connected on the die.
- The 44-TSOP II package has only one chip enable (CE) pin.
- The BYTE pin in the 48-TSOP I package has to be tied HIGH to use the device as a 512K x 16 SRAM. The 48-TSOP I package can also be used as a 1M x 8 SRAM by tying the BYTE signal LOW. In the 1M x 8 configuration, Pin 45 is A19, while BHE, BLE and IO8 to IO14 pins are not used (DNU).

**Pin Configuration** (continued)

The following picture shows the 48-ball VFBGA pinout.<sup>[3, 4, 5]</sup>





**Maximum Ratings**

Exceeding maximum ratings may shorten the battery life of the device. User guidelines are not tested.

- Storage Temperature ..... -65°C to + 150°C
- Ambient Temperature with Power Applied ..... -55°C to + 125°C
- Supply Voltage to Ground Potential ..... -0.3V to 3.9V ( $V_{CCmax} + 0.3V$ )
- DC Voltage Applied to Outputs in High-Z State <sup>[6, 7]</sup> ..... -0.3V to 3.9V ( $V_{CCmax} + 0.3V$ )

- DC Input Voltage <sup>[6, 7]</sup> ..... -0.3V to 3.9V ( $V_{CCmax} + 0.3V$ )
- Output Current into Outputs (LOW) ..... 20 mA
- Static Discharge Voltage ..... > 2001V (MIL-STD-883, Method 3015)
- Latch up Current ..... > 200 mA

**Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[8]</sup>
CY62157EV30LL	Ind'I/Auto-A	-40°C to +85°C	2.20V to 3.60V

**Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	45 ns (Ind'I/Auto-A)			Unit
			Min	Typ <sup>[2]</sup>	Max	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	2.0			V
		I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> ≥ 2.70V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA			0.4	V
		I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> ≥ 2.70V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2.7V	1.8		V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7V to 3.6V	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V	-0.3		0.6	V
		V <sub>CC</sub> = 2.7V to 3.6V	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1		+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>max</sub> = 1/t <sub>RC</sub>		18	25	mA
		f = 1 MHz	V <sub>CC</sub> = V <sub>CCmax</sub> I <sub>OUT</sub> = 0 mA CMOS levels	1.8	3	
I <sub>SB1</sub>	Automatic CE Power Down Current — CMOS Inputs	$\overline{CE}_1 \geq V_{CC} - 0.2V, CE_2 \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V, V_{IN} \leq 0.2V$ f = f <sub>max</sub> (Address and Data Only), f = 0 (OE, BHE, BLE and WE), V <sub>CC</sub> = 3.60V		2	8	μA
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE Power Down Current — CMOS Inputs	$\overline{CE}_1 \geq V_{CC} - 0.2V$ or $CE_2 \leq 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0, V_{CC} = 3.60V$		2	8	μA

**Capacitance <sup>[10]</sup>**

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**Notes**


6. V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
7. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
8. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
9. Only chip enables ( $\overline{CE}_1$  and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48 TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
10. Tested initially and after any design or process changes that may affect these parameters.

**Thermal Resistance** <sup>[10]</sup>

Parameter	Description	Test Conditions	BGA	TSOP I	TSOP II	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	74.88	76.88	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		8.86	8.6	13.52	°C/W

**AC Test Loads and Waveforms**

Figure 1. AC Test Loads and Waveforms



Parameters	2.5V	3.0V	Unit
R1	16667	1103	$\Omega$
R2	15385	1554	$\Omega$
$R_{TH}$	8000	645	$\Omega$
$V_{TH}$	1.20	1.75	V


**Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		1.5			V
$I_{CCDR}$ <sup>[9]</sup>	Data Retention Current	$V_{CC} = 1.5V, \overline{CE}_1 \geq V_{CC} - 0.2V,$ $CE_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		2	5	$\mu A$
$t_{CDR}$ <sup>[10]</sup>	Chip Deselect to Data Retention Time		0			ns
$t_R$ <sup>[11]</sup>	Operation Recovery Time		$t_{RC}$			ns

**Data Retention Waveform** <sup>[12]</sup>

Figure 2. Data Retention Waveform



**Notes**

- 11. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 100 \mu s$  or stable at  $V_{CC(min)} \geq 100 \mu s$ .
- 12. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .

**Switching Characteristics**

 Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	45 ns (Ind'I/Auto-A)		Unit
		Min	Max	
<b>Read Cycle</b>				
$t_{RC}$	Read Cycle Time	45		ns
$t_{AA}$	Address to Data Valid		45	ns
$t_{OHA}$	Data Hold from Address Change	10		ns
$t_{ACE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Data Valid		45	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		22	ns
$t_{LZOE}$	$\overline{OE}$ LOW to LOW-Z <sup>[15]</sup>	5		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High-Z <sup>[15, 16]</sup>		18	ns
$t_{LZCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Low-Z <sup>[15]</sup>	10		ns
$t_{HZCE}$	$\overline{CE}_1$ HIGH and $CE_2$ LOW to High-Z <sup>[15, 16]</sup>		18	ns
$t_{PU}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Power Up	0		ns
$t_{PD}$	$\overline{CE}_1$ HIGH and $CE_2$ LOW to Power Down		45	ns
$t_{DBE}$	$\overline{BLE}/\overline{BHE}$ LOW to Data Valid		45	ns
$t_{LZBE}$	$\overline{BLE}/\overline{BHE}$ LOW to Low-Z <sup>[15, 17]</sup>	5		ns
$t_{HZBE}$	$\overline{BLE}/\overline{BHE}$ HIGH to HIGH-Z <sup>[15, 16]</sup>		18	ns
<b>Write Cycle<sup>[18]</sup></b>				
$t_{WC}$	Write Cycle Time	45		ns
$t_{SCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Write End	35		ns
$t_{AW}$	Address Setup to Write End	35		ns
$t_{HA}$	Address Hold from Write End	0		ns
$t_{SA}$	Address Setup to Write Start	0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	35		ns
$t_{BW}$	$\overline{BLE}/\overline{BHE}$ LOW to Write End	35		ns
$t_{SD}$	Data Setup to Write End	25		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[15, 16]</sup>		18	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[15]</sup>	10		ns

**Notes**

13. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" on page 5.

14. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

15. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.

16.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high-impedance state.


17. If both byte enables are toggled together, this value is 10 ns.

18. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

### Switching Waveforms


Read Cycle No. 1 (Address Transition Controlled)<sup>[19, 20]</sup>

Figure 3. Read Cycle No. 1



Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[20, 21]</sup>

Figure 4. Read Cycle No. 2



**Notes**

19. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ .


20.  $\overline{WE}$  is HIGH for read cycle.

21. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.

Switching Waveforms (continued)


Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[18, 22, 23]</sup>

Figure 5. Write Cycle No. 1



Write Cycle No. 2 ( $\overline{CE}_1$  or  $\overline{CE}_2$  Controlled)<sup>[18, 22, 23]</sup>

Figure 6. Write Cycle No. 1



Notes


- 22. Data IO is high impedance if  $\overline{OE} = V_{IH}$ .
- 23. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.
- 24. During this period, the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)


Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[23]</sup>

Figure 7. Write Cycle No. 3



Write Cycle No. 4 ( $\overline{BHE}/\overline{BLE}$  Controlled,  $\overline{OE}$  LOW)<sup>[23]</sup>

Figure 8. Write Cycle No. 4



**Truth Table**

$\overline{CE}_1$	$\overline{CE}_2$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	X	High-Z	Deselect/Power Down	Standby ( $I_{SB}$ )
X	L	X	X	X	X	High-Z	Deselect/Power Down	Standby ( $I_{SB}$ )
X	X	X	X	H	H	High-Z	Deselect/Power Down	Standby ( $I_{SB}$ )
L	H	H	L	L	L	Data Out ( $IO_0$ – $IO_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	H	L	H	L	Data Out ( $IO_0$ – $IO_7$ ); High-Z ( $IO_8$ – $IO_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	H	L	L	H	High-Z ( $IO_0$ – $IO_7$ ); Data Out ( $IO_8$ – $IO_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	H	H	L	H	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	H	H	H	H	L	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	H	H	H	L	L	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	H	L	X	L	L	Data In ( $IO_0$ – $IO_{15}$ )	Write	Active ( $I_{CC}$ )
L	H	L	X	H	L	Data In ( $IO_0$ – $IO_7$ ); High-Z ( $IO_8$ – $IO_{15}$ )	Write	Active ( $I_{CC}$ )
L	H	L	X	L	H	High-Z ( $IO_0$ – $IO_7$ ); Data In ( $IO_8$ – $IO_{15}$ )	Write	Active ( $I_{CC}$ )


**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157EV30LL-45BVI	51-85150	48-ball Very Fine Pitch Ball Grid Array	Industrial
	CY62157EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	
	CY62157EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package Type II (Pb-free)	
	CY62157EV30LL-45ZXI	51-85183	48-pin Thin Small Outline Package Type I (Pb-free)	
45	CY62157EV30LL-45BVXA	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Automotive-A
	CY62157EV30LL-45ZSXA	51-85087	44-pin Thin Small Outline Package Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

Package Diagrams

Figure 9. 48-Pin VFBGA (6 x 8 x 1 mm), 51-85150




51-85150-1D


Package Diagrams (continued)

Figure 10. 44-Pin TSOP II, 51-85087



DIMENSION IN MM (INCH)  
MAX  
MIN



TOP VIEW




BOTTOM VIEW



51-85087-A

Package Diagrams (continued)

Figure 11. 48-Pin TSOP I (12 mm x 18.4 mm x 1.0 mm), 51-85183



51-85183-\*A

MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

Document Title: CY62157EV30 MoBL®, 8-Mbit (512K x 16) Static RAM				
Document Number: 38-05445				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	202940	See ECN	AJU	New Data Sheet
*A	291272	See ECN	SYT	Converted from Advance Information to Preliminary Removed 48-TSOP I Package and the associated footnote Added footnote stating 44 TSOP II Package has only one CE on Page # 2 Changed V <sub>CC</sub> stabilization time in footnote #7 from 100 μs to 200 μs Changed I <sub>CCDR</sub> from 4 to 4.5 μA Changed t <sub>OHA</sub> from 6 to 10 ns for both 35 and 45 ns Speed Bins Changed t <sub>DOE</sub> from 15 to 18 ns for 35 ns Speed Bin Changed t <sub>HZOE</sub> , t <sub>HZBE</sub> and t <sub>HZWE</sub> from 12 and 15 ns to 15 and 18 ns for 35 and 45 ns Speed Bins respectively Changed t <sub>HZCE</sub> from 12 and 15 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t <sub>SCE</sub> , t <sub>AW</sub> and t <sub>BW</sub> from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns Speed Bins respectively Changed t <sub>SD</sub> from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Added Lead-Free Package Information
*B	444306	See ECN	NXR	Converted from Preliminary to Final. Changed ball E3 from DNU to NC Removed redundant footnote on DNU. Removed 35 ns speed bin Removed "L" bin Added 48 pin TSOP I package Added Automotive product information. Changed the I <sub>CC</sub> Typ value from 16 mA to 18 mA and I <sub>CC</sub> Max value from 28 mA to 25 mA for test condition f = fax = 1/t <sub>RC</sub> . Changed the I <sub>CC</sub> Max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the I <sub>SB1</sub> and I <sub>SB2</sub> Max value from 4.5 μA to 8 μA and Typ value from 0.9 μA to 2 μA respectively. Modified ISB <sub>1</sub> test condition to include $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$ Updated Thermal Resistance table. Changed Test Load Capacitance from 50 pF to 30 pF. Added Typ value for I <sub>CCDR</sub> . Changed the I <sub>CCDR</sub> Max value from 4.5 μA to 5 μA Corrected t <sub>R</sub> in Data Retention Characteristics from 100 μs to t <sub>RC</sub> ns. Changed t <sub>LZOE</sub> from 3 to 5 Changed t <sub>LZCE</sub> from 6 to 10 Changed t <sub>HZCE</sub> from 22 to 18 Changed t <sub>LZBE</sub> from 6 to 5 Changed t <sub>PWE</sub> from 30 to 35 Changed t <sub>SD</sub> from 22 to 25 Changed t <sub>LZWE</sub> from 6 to 10 Added footnote #15 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	See ECN	NXR	Modified Data sheet to include x8 configurability. Updated the Ordering Information table
*D	925501	See ECN	VKN	Removed Automotive-E information Added Preliminary Automotive-A information Added footnote #10 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #15 related AC timing parameters
*E	1045801	See ECN	VKN	Converted Automotive-A specs from preliminary to final Updated footnote #9