

PRELIMINARY

CY7C197D

# 256K (256K x 1) Static RAM

#### **Features**

- Pin- and function-compatible with CY7C197B
- · High speed
  - $t_{AA} = 10 \text{ ns}$
- CMOS for optimum speed/power
- Low active power
  - I<sub>CC</sub> = 60 mA @ 10 ns
- Low CMOS standby power
  - $-I_{SB2} = 3 \text{ mA}$
- · TTL-compatible inputs and outputs
- Data retention at 2.0V
- Automatic power-down when deselected
- · Available in Pb-Free Packages

#### Functional Description[1]


The CY7C197D is a high-performance CMOS static RAM organized as 256K words by 1 bit. Easy memory expansion is provided by an active LOW Chip Enable (CE) and three-state drivers. The CY7C197D has an automatic power-down feature, reducing the power consumption when deselected.

<u>Writing</u> to the device is <u>acc</u>omplished when the Chip Enable (CE) and Write Enable (WE) inputs are both LOW. Data on the input pin  $(D_{IN})$  is written into the memory location specified on the address pins  $(A_0$  through  $A_{17}$ ).

Reading the device is accomplished by taking chip enable  $(\overline{CE})$  LOW while Write Enable  $(\overline{WE})$  remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output  $(D_{OUT})$  pin.

The output pin stays in a high-impedance state when Chip Enable (CE) is HIGH or Write Enable (WE) is LOW.

The CY7C197D is available in standard 24-Lead DIP and SOJ Pb-Free Packages.



### Selection Guide

df.dzsc.com

| 0 16 -                         | CY7C197D-10 | CY7C197D-12 | CY7C197D-15 |
|--------------------------------|-------------|-------------|-------------|
| Maximum Access Time (ns)       | 10          | 12          | 15          |
| Maximum Operating Current (mA) | 60          | 50          | 40          |
| Maximum Standby Current (mA)   | 3           | 3           | 3           |

on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.





## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage to Ground Potential 

| DC Input Voltage <sup>[2]</sup>                        | –0.5V to V <sub>CC</sub> + 0.5V |
|--|---------------------------------|
| Output Current into Outputs (LOW)                      | 20 mA                           |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V                          |
| Latch-up Current                                       | >200 mA                         |

### **Operating Range**

| Range      | Ambient Temperature | V <sub>cc</sub> |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C        | 5V ± 10%        |
| Industrial | -40°C to +85°C      | 5V ± 10%        |

#### **Electrical Characteristics** Over the Operating Range

|                  |   |   | 7C                | 197D-10                | 7C   | 197D-12               |      |
|------------------|---|---|-------------------|------------------------|------|-----------------------|------|
| Parameter        | Description                                 | Test Conditions   | Min.              | Max.                   | Min. | Max.                  | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage                         | V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA   | 2.4               |                        | 2.4  |                       | V    |
| V <sub>OL</sub>  | Output LOW Voltage                          | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA  |                   | 0.4                    |      | 0.4                   | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                          |   | 2.0               | V <sub>CC</sub> + 0.3V | 2.0  | V <sub>CC</sub> +0.3V | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[2]</sup>            |   | -0.5              | 0.8                    | -0.5 | 0.8                   | V    |
| I <sub>IX</sub>  | Input Load Current                          | $GND \le V_1 \le V_{CC}$  | -1                | +1                     | -1   | +1                    | μА   |
| I <sub>OZ</sub>  | Output Leakage Current                      | $GND \le V_O \le V_{CC}$ , Output Disabled  | -1                | +1                     | -1   | +1                    | μА   |
| Ios              | Output Short Circuit Current <sup>[3]</sup> | V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND  |                   | -300                   |      | -300                  | mA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current    | $V_{CC}$ = Max., $I_{OUT}$ = 0 mA,<br>f = f <sub>MAX</sub> = 1/t <sub>RC</sub>                          |                   | 60                     |      | 50                    | mA   |
| I <sub>SB1</sub> | Automatic CE Power-down Current—TTL Inputs  | Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ |                   | 10                     |      | 10                    | mA   |
| I <sub>SB2</sub> | Automatic CE Power-down Current—CMOS Inputs | Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} < 0.3V$       |                   | 3                      |      | 3                     | mA   |
|                  |   |   | •                 | •                      | 7C   | 197D-15               |      |
| Parameter        | Description                                 | Test Conditions   | ;                 |                        | Min. | Max.                  | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage                         | V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA   |                   |                        | 2.4  |                       | V    |
| V <sub>OL</sub>  | Output LOW Voltage                          | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA  |                   |                        |      | 0.4                   | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                          |   |                   |                        | 2.0  | $V_{CC} + 0.3V$       | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[2]</sup>            |   |                   |                        | -0.5 | 0.8                   | V    |
| I <sub>IX</sub>  | Input Load Current                          | $GND \le V_1 \le V_{CC}$  |                   |                        | -1   | +1                    | μА   |
| l <sub>OZ</sub>  | Output Leakage Current                      | $GND \le V_O \le V_{CC}$ , Output Disabled  |                   |                        | -1   | +1                    | μА   |
| Ios              | Output Short Circuit Current <sup>[3]</sup> | V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND  |                   |                        |      | -300                  | mA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current    | $V_{CC}$ = Max., $I_{OUT}$ = 0 mA, f = $f_{MAX}$ =  | 1/t <sub>RC</sub> |                        |      | 40                    | mA   |
| I <sub>SB1</sub> | Automatic CE Power Down Current—TTL Inputs  | Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{I}$                             | $N \leq V_{IL}$   | $f = f_{MAX}$          |      | 10                    | mA   |
| I <sub>SB2</sub> | Automatic CE Power-Down Current—CMOS Inputs | Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} < 0.3V$       |                   |                        |      | 3                     | mA   |

#### Capacitance<sup>[4]</sup>

| Parameter        | Description        | Test Conditions                         | Max. | Unit |
|------------------|--------------------|---|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 8    | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>CC</sub> = 5.0V                  | 10   | pF   |

#### Notes:

- 2. V<sub>IL</sub> (min.) = –2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 2V for pulse durations of less than 20 ns.
  3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

4. Tested initially and after any design or process changes that may affect these parameters.


Document #: 38-05458 Rev. \*C.



#### Thermal Resistance<sup>[4]</sup>

| Parameter     | Description   | Test Conditions  | All-Packages | Unit |
|---------------|---|--|--------------|------|
| $\Theta_{JA}$ | Thermal Resistance (Junction to Ambient) <sup>[4]</sup> | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | TBD          | °C/W |
| $\Theta$ JC   | Thermal Resistance<br>(Junction to Case) <sup>[4]</sup> |  | TBD          | °C/W |

#### AC Test Loads and Waveforms<sup>[5]</sup>



## Switching Characteristics Over the Operating Range<sup>[6]</sup>

|                                   |   | 7C19 | 7D-10 | 7C197D-12 |      | 7C197D-15 |      |      |
|-----------------------------------|---|------|-------|-----------|------|-----------|------|------|
| Parameter                         | Description                                   | Min. | Max.  | Min.      | Max. | Min.      | Max. | Unit |
| Read Cycle                        | e   |      | •     |           |      |           | •    | •    |
| t <sub>power</sub> <sup>[7]</sup> | V <sub>CC</sub> (typical) to the first access | 100  |       | 100       |      | 100       |      | μS   |
| t <sub>RC</sub>                   | Read Cycle Time                               | 10   |       | 12        |      | 15        |      | ns   |
| t <sub>AA</sub>                   | Address to Data Valid                         |      | 10    |           | 12   |           | 15   | ns   |
| t <sub>OHA</sub>                  | Output Hold from Address Change               | 3    |       | 3         |      | 3         |      | ns   |
| t <sub>ACE</sub>                  | CE LOW to Data Valid                          |      | 10    |           | 12   |           | 15   | ns   |
| t <sub>LZCE</sub>                 | CE LOW to Low Z <sup>[8]</sup>                | 3    |       | 3         |      | 3         |      | ns   |
| t <sub>HZCE</sub>                 | CE HIGH to High Z <sup>[8, 9]</sup>           |      | 5     |           | 5    |           | 7    | ns   |
| t <sub>PU</sub>                   | CE LOW to Power-Up                            | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>PD</sub>                   | CE HIGH to Power-Down                         |      | 10    |           | 12   |           | 15   | ns   |
| t <sub>SCE</sub>                  | CE LOW to Write End                           | 8    |       | 9         |      | 10        |      | ns   |
| t <sub>HA</sub>                   | Address Hold from Write End                   | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>SA</sub>                   | Address Set-Up to Write Start                 | 0    |       | 0         |      | 0         |      | ns   |
| Write Cycl                        | <b>e</b> [10]                                 |      | •     |           |      |           | •    |      |
| t <sub>WC</sub>                   | Write Cycle Time                              | 10   |       | 12        |      | 15        |      | ns   |
| t <sub>AW</sub>                   | Address Set-Up to Write End                   | 7    |       | 9         |      | 10        |      | ns   |

- 5.  $t_r = \le 3$  ns for all speeds.
- 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- to the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
- 8. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

  9. t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) in AC Test Loads and Waveforms. Transition is measured ±200 mV from steady-state voltage.

  10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

Document #: 38-05458 Rev. \*C.




## Switching Characteristics Over the Operating Range $^{[6]}$

|                   |                                   | 7C19 | 7D-10 | 7C197 | 7D-12 | 7C197 | D-15 |      |
|-------------------|-----------------------------------|------|-------|-------|-------|-------|------|------|
| Parameter         | Description                       | Min. | Max.  | Min.  | Max.  | Min.  | Max. | Unit |
| t <sub>PWE</sub>  | WE Pulse Width                    | 7    |       | 8     |       | 9     |      | ns   |
| t <sub>SD</sub>   | Data Set-Up to Write End          | 6    |       | 8     |       | 9     |      | ns   |
| t <sub>HD</sub>   | Data Hold from Write End          | 0    |       | 0     |       | 0     |      | ns   |
| t <sub>LZWE</sub> | WE HIGH to Low Z <sup>[8]</sup>   | 3    |       | 3     |       | 3     |      | ns   |
| t <sub>HZWE</sub> | WE LOW to High Z <sup>[8,9]</sup> |      | 6     |       | 7     |       | 7    | ns   |

## Data Retention Characteristics Over the Operating Range


| Parameter                       | Descrip                            | tion                 | Conditions  | Min.            | Max. | Unit |
|---------------------------------|------------------------------------|----------------------|---|-----------------|------|------|
| $V_{DR}$                        | V <sub>CC</sub> for Data Retention |                      |   | 2.0             |      | V    |
| I <sub>CCDR</sub>               | Data Retention Current             | Non-L, Com'l / Ind'l | $V_{CC} = V_{DR} = 2.0V$                                  |                 | 3    | mA   |
|                                 |                                    | L-Version Only       | $CE \ge V_{CC} - 0.3V$ ,<br>$V_{IN} \ge V_{CC} - 0.3V$ or |                 | 1.2  | mA   |
| t <sub>CDR</sub> <sup>[4]</sup> | Chip Deselect to Data Rete         | ntion Time           | V <sub>IN</sub> ≤ 0.3V                                    | 0               |      | ns   |
| t <sub>R</sub> <sup>[11]</sup>  | Operation Recovery Time            |                      |   | t <sub>RC</sub> |      | ns   |

#### **Data Retention Waveform**



## **Switching Waveforms**

Read Cycle No. 1<sup>[12, 13]</sup>



#### Notes:


- 11. <u>Full</u> device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs. 12. <u>WE</u> is HIGH for read cycle. 13. Device is continuously selected, <u>CE</u> = V<sub>IL</sub>.

Document #: 38-05458 Rev. \*C.




## Switching Waveforms (continued)

Read Cycle No. 2<sup>[12]</sup>




Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)[10]





# Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled)[10,14]



#### **Truth Table**

| CE | WE | Input/Output | Mode                |
|----|----|--------------|---------------------|
| Н  | Χ  | High Z       | Deselect/Power-Down |
| L  | Н  | Data Out     | Read                |
| L  | L  | Data In      | Write               |

## **Ordering Information**

| Speed<br>(ns) | Ordering Code  | Package<br>Name | Package Type                           | Operating<br>Range |
|---------------|----------------|-----------------|--|--------------------|
| 10            | CY7C197D-10PXC | P13             | 24-Lead (300-Mil) Molded DIP (Pb-Free) | Commercial         |
|               | CY7C197D-10VXC | V13             | 24-Lead Molded SOJ (Pb-Free)           |                    |
|               | CY7C197D-10PXI | P13             | 24-Lead (300-Mil) Molded DIP (Pb-Free) | Industrial         |
|               | CY7C197D-10VXI | V13             | 24-Lead Molded SOJ (Pb-Free)           |                    |
| 12            | CY7C197D-12PXC | P13             | 24-Lead (300-Mil) Molded DIP (Pb-Free) | Commercial         |
|               | CY7C197D-12VXC | V13             | 24-Lead Molded SOJ (Pb-Free)           |                    |
|               | CY7C197D-12PXI | P13             | 24-Lead (300-Mil) Molded DIP (Pb-Free) | Industrial         |
|               | CY7C197D-12VXI | V13             | 24-Lead Molded SOJ (Pb-Free)           |                    |
| 15            | CY7C197D-15PXC | P13             | 24-Lead (300-Mil) Molded DIP (Pb-Free) | Commercial         |
|               | CY7C197D-15VXC | V13             | 24-Lead Molded SOJ (Pb-Free)           |                    |
|               | CY7C197D-15PXI | P13             | 24-Lead (300-Mil) Molded DIP (Pb-Free) | Industrial         |
|               | CY7C197D-15VXI | V13             | 24-Lead Molded SOJ (Pb-Free)           |                    |

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.

Note:


14. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.


MIN. MAX.




## **Package Diagram**


#### 24-Lead (300-Mil) PDIP P13





## 24-lead (300-mil) SOJ V13





All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05458 Rev. \*C



## **Document History Page**

| REV. | ECN NO. | Issue Date | Orig. of<br>Change | Description of Change  |
|------|---------|------------|--------------------|--|
| **   | 201560  | See ECN    | SWI                | Advance Datasheet for C9 IPP   |
| *A   | 233693  | See ECN    | RKF                | DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in Ordering Information  |
| *B   | 263769  | See ECN    | RKF                | Removed 28-LCC Pinout and Package Diagrams Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information |
| *C   | 307593  | See ECN    | RKF                | 1) Reduced Speed bins to -10, -12 and -15 ns 2) Added 'Industrial' grade parts to the Ordering Info on Page #6   |