# 捷多邦,专业PCB打样工厂,24小时加**GD74**HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 - FEBRUARY 2004

- Qualification in Accordance With AEC-Q100†
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- Buffered Inputs
- Common 3-State Output-Enable Control
- 3-State Outputs
- Bus-Line Driving Capability
- Typical Propagation Delay (Clock to Q):
  15 ns at V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  - Standard Outputs ... 10 LSTTL Loads
  - Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- † Contact factory for details. Q100 qualification data available on request.

- Significant Power Reduction Compared to LSTTL Logic ICs
- V<sub>CC</sub> Voltage = 4.5 V to 5.5 V
- Direct LSTTL Input Logic Compatibility,
  V<sub>IL</sub> = 0.8 V (Max), V<sub>IH</sub> = 2 V (Min)
- CMOS Input Compatibility,  $I_I \le 1 \mu A$  at  $V_{OL}$ ,  $V_{OH}$

M	OR	PW	<b>PACKAGE</b>
	(1	ГОР	VIEW)

<del></del> d		U		L
OE [	1	_	20	∐ Vcc
D0 [	2		19	] V <sub>CC</sub> ] Q0
D1 [	3		18	Q1
D2 [	4		17	Q2
D3 [	5			Q3
D4 [	6		15	] Q4
D5 [	7		14	] Q5
D6 [	8		13	] Q6
D7 [	9		12	
GND [	10		11	] CP
,				,


### description/ordering information

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (OE) controls the 3-state outputs and is independent of the register operation. When OE is high, the outputs are in the high-impedance state.

### ORDERING INFORMATION

TA	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - M	Tape and reel	CD74HCT574QM96Q1	HCT574Q
	TSSOP - PW	Tape and reel	CD74HCT574QPWRQ1	HCT574Q

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.





# CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570 - FEBRUARY 2004

### **FUNCTION TABLE**

	INPUTS	OUTPUT	
OE	CP	D	Q
L	1	Н	Н
L	1	L	L
L	L	Х	$Q_0$
Н	Х	Х	Z

NOTE: H = High voltage level (steady state)

L = Low voltage level (steady state)


X = Don't care

 $\uparrow$  = Transition from low to high level  $Q_0$  = Level before the indicated steady-state conditions

established

Z = High-impedance state

## logic diagram (positive logic)



# CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570 - FEBRUARY 2004

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	$-0.5 \ V$ to $7 \ V$
Input clamp current, $I_{IK}$ ( $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$ )	±20 mA
Drain current per output, $I_O$ ( $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$ )	±35 mA
Output source or sink current per output, $I_O$ ( $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V <sub>CC</sub> or GND, I <sub>CC</sub>	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): M package	58°C/W
PW package	69°C/W
Maximum junction temperature, T <sub>J</sub>	150°C
Lead temperature (during soldering):	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79 \text{ mm})$ from case for 10 s max	300°C
Storage temperature range, T <sub>stq</sub> –	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage $V_{CC} = 4.5 \text{ V}$ to 5.5 V	2		V
VIL	Low-level input voltage $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		8.0	V
٧ <sub>I</sub>	Input voltage	0	VCC	V
٧o	Output voltage	0	VCC	V
	V <sub>CC</sub> = 2 V	0	1000	
t <sub>t</sub>	Input transition (rise and fall) time $V_{CC} = 4.5 \text{ V}$	0	500	ns
	V <sub>CC</sub> = 6 V	0	400	
TA	Operating free-air temperature	-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# **CD74HCT574-Q1** HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570 - FEBRUARY 2004

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		lo (mA)	VCC	T <sub>A</sub> = 25°C			T <sub>A</sub> = -	UNIT		
			(mA)		MIN	TYP	MAX	MIN	MAX		
V	Mr. Mr. andr.	CMOS loads	-0.02	4.5 V	4.4			4.4		V	
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	TTL loads	-6	4.5 V	3.98			3.7		V	
.,	., ., .,	CMOS loads	0.02	4.5 V		0.1			0.1	.,	
$V_{OL}$	$V_I = V_{IH} \text{ or } V_{IL}$	TTL loads	6	4.5 V			0.26		0.4	V	
II	$V_I = V_{CC}$ or GND		0	5.5 V			±0.1		±1	μΑ	
loz	$V_I = V_{IL} \text{ or } V_{IH},$	$V_O = V_{CC}$ or GND		6 V			±0.5		±10	μΑ	
lcc	$V_I = V_{CC}$ or GND		0	5.5 V			8		160	μΑ	
ΔlCC	$V_{I} = V_{CC} - 2.1 V,$	See Note 4		4.5 V to 5.5 V		100	360		490	μА	
C <sub>IN</sub>	C <sub>L</sub> = 50 pF						10		10	pF	
COUT	3-state	-					20		20	pF	

NOTE 4: For dual-supply systems, theoretical worst-case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

### **HCT** input loading

TYPE	INPUT	UNIT LOADS†
	D0-D7	0.4
'574	СР	0.75
	ŌĒ	0.6

<sup>†</sup>Unit load is  $\Delta I_{CC}$  limit specified in electrical characteristics table, e.g., 360 μA max at 25°C.

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER		Vcc	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C TO 125°C		UNIT
				MAX	MIN	MAX	
fmax	Maximum clock frequency	4.5 V	30		20		MHz
t <sub>W</sub>	Clock pulse duration	4.5 V	16		24		ns
t <sub>su</sub>	Setup time, data before clock↑	4.5 V	12		18		ns
th	Hold time, data after clock↑	4.5 V	5		5		ns

# CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570 – FEBRUARY 2004

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD	VCC	T	λ = 25°C	;	T <sub>A</sub> = -		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX	
	CD.	_	C <sub>L</sub> = 50 pF	4.5 V			33		50	
<sup>t</sup> pd	СР	Q	C <sub>L</sub> = 15 pF	5 V		15				ns
	t <sub>dis</sub> $\overline{\text{OE}}$	_	C <sub>L</sub> = 50 pF	4.5 V			28		42	
<sup>t</sup> dis		Q	C <sub>L</sub> = 15 pF	5 V		11				ns
	ŌĒ	_	C <sub>L</sub> = 50 pF	4.5 V			30		45	
<sup>t</sup> en	OE	Q	C <sub>L</sub> = 15 pF	5 V		12				ns
t <sub>t</sub>		Q	C <sub>L</sub> = 50 pF	4.5 V			12		18	ns
f <sub>max</sub>	СР		C <sub>L</sub> = 15 pF	5 V		60				MHz

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , input $t_r$ , $t_f = 6 \text{ ns}$

PARAMETER	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance (see Note 5)	47	pF

NOTE 5:  $C_{pd}$  is used to determine the dynamic power consumption (P<sub>D</sub>), per package.  $P_D = (C_{PD} \times V_{CC}^2 \times f_I) + \Sigma (C_L \times V_{CC}^2 \times f_O)$ 


f<sub>I</sub> = input frequency f<sub>O</sub> = output frequency

C<sub>L</sub> = output load capacitance

 $V_{CC}$  = supply voltage

SCLS570 - FEBRUARY 2004

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega,\,t_f \leq$  6 ns,  $t_f \leq$  6 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F. tpLH and tpHL are the same as tpd.
- G. tpLZ and tpHZ are the same as tdis.
- H. tpzH and tpzL are the same as ten.

Figure 1. Load Circuit and Voltage Waveforms





### PACKAGE OPTION ADDENDUM

6-Dec-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD74HCT574QM96Q1	ACTIVE	SOIC	DW	20	2000	TBD	CU NIPDAU	Level-1-235C-UNLIM
CD74HCT574QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265