19-2376; Rev 1; 2/04

400Mbps, Low-Jitter, Low-Noise LVDS **Repeater in an SC70 Package**

General Description

The MAX9180 is a 400Mbps, low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single LVDS output. Its low-jitter, low-noise performance makes it ideal for buffering LVDS signals sent over long distances or noisy environments, such as cables and backplanes.


The MAX9180's tiny size makes it especially suitable for minimizing stub lengths in multidrop backplane applications. The SC70 package (half the size of a SOT23) allows the MAX9180 to be placed close to the connector, thereby minimizing stub lengths and reflections on the bus. The point-to-point connection between the MAX9180 output and the destination IC, such as an FPGA or ASIC, allows the destination IC to be located at greater distances from the bus connector.

Ultra-low, 23psp-p added deterministic jitter and 0.6ps_{BMS} added random jitter ensure reliable communication in high-speed links that are highly sensitive to timing errors, especially those incorporating clock-anddata recovery, PLLs, serializers, or deserializers. The MAX9180's switching performance guarantees a 400Mbps data rate, but minimizes radiated noise by guaranteeing 0.5ns minimum output transition time.

The MAX9180 has fail-safe circuitry that sets the output high for undriven open, short, or terminated inputs.

The MAX9180 operates from a single 3.3V supply and consumes only 10mA over a -40°C to +85°C temperature range. Refer to the MAX9129 data sheet for a quad bus LVDS (BLVDS) driver, and to the MAX9181 data sheet for a low-jitter, low-noise 400Mbps LVPECL-to-LVDS level translator in an SC70 package.

MAX M



- Tiny SC70 Package
- Ultra-Low Jitter 23psp-p Added Deterministic Jitter (2²³-1 PRBS) 0.6ps_{RMS} Added Random Jitter
- 0.5ns (min) Transition Time Minimizes Radiated Noise

专业PCB打样工厂,24小时加急出货

M/X/M

- 400Mbps Guaranteed Data Rate
- Fail-Safe Circuit Sets Output High for Undriven Inputs (Open, Terminated, or Shorted)
- Low 10mA Supply Current
- Low 6mA Supply Current in Fail-Safe
- Conforms to ANSI/EIA/TIA-644 LVDS Standard
- High-Impedance Inputs and Outputs in **Power-Down Mode**

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	top Mark
MAX9180EXT-T	-40°C to +85°C	6 SC70-6	ABH

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

	C	5
	Ì	Ś
	P	
(0	5
	Ň	Ŕ
Í		
	È	

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	0.3V to +4.0V
IN+, IN- to GND	0.3V to +4.0V
OUT+, OUT- to GND	0.3V to +4.0V
Short-Circuit Duration (OUT+, OUT-)	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$	
6-Pin SC70 (derate 3.1mW/°C above +7	0°C)245mW

Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
ESD Protection	
Human Body Model, IN+, IN-, OUT+, OL	JT±8kV

Lead Temperature (soldering, 10s).....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega \pm 1\%, |V_{ID}| = 0.05V \text{ to } 1.2V, V_{CM} = |V_{ID} / 2| \text{ to } 2.4V - |V_{ID} / 2|, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ noted. Typical values are at $V_{CC} = 3.3V, T_A = +25^{\circ}C.$ (Notes 1, 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
LVDS INPUT							
Differential Input High Threshold	V _{TH}				7	50	mV
Differential Input Low Threshold	V _{TL}			-50	-7		mV
	I _{IN+} , I _{IN-}	$0.05V \le V_{\text{ID}} \le 0.6V$		-15	-2.5	+15	
Input Current		$0.6V < V_{ID} \le 1.2V$		-20	-3.5	+20	μA
	lus lus	$0.05V \le V_{ID} \le 0.6V, V_{CC} = 0V$		-15	+1.3	+15	μA
Power-Off Input Current	I _{IN+} , I _{IN-}	$0.6V < V_{1D} $	$0.6V < V_{ID} \le 1.2V, V_{CC} = 0V$		+2.6	+20	
Input Resistor 1	RIN1	V _{CC} = 3.6V	/ or 0V, Figure 1	67	232		kΩ
Input Resistor 2	R _{IN2}	$V_{CC} = 3.6 V$	/ or 0V, Figure 1	267	1174		kΩ
LVDS OUTPUT							
Differential Output Voltage	V _{OD}	Figure 2		250	360	450	mV
Change in V _{OD} Between Complementary Output States	ΔV_{OD}	Figure 2			0.008	25	mV
Offset (Common-Mode) Voltage	Vos	Figure 2		1.125	1.25	1.375	V
Change in V _{OS} for Complementary Output States	ΔV_{OS}	Figure 2			0.005	25	mV
Output High Voltage	Voh				1.44	1.6	V
Output Low Voltage	Vol			0.9	1.08		V
Fail-Safe Differential Output Voltage	V _{OD+}	IN+, IN- shorted, open, or parallel terminated		+250	+360	+450	mV
Power-Off Output Leakage	10		OUT+ = 3.6V, other output open	-10	+0.02	+10	
Current	IOOFF	VCC = 0V	OUT- = 3.6V, other output open	-10	+0.02	+10	μA
Differential Output Resistance	RODIFF	$V_{CC} = 3.6 V \text{ or } 0 V$		100	260	400	Ω
		$V_{ID} = 50 \text{mV}, \text{OUT} + = \text{GND}$			-5	-15	
Output Short Current	ISC	V _{ID} = -50mV, OUT- = GND			-5	-15	mA
POWER SUPPLY	•			•			•
Supply Current	Icc	Output loaded			10	15	mA
Supply Current in Fail-Safe	ICCF	Output loaded, input undriven			6	8	mA



AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 3.6V, R_L = 100\Omega \pm 1\%, C_L = 10pF, |V_{ID}| = 0.15V \text{ to } 1.2V, V_{CM} = |V_{ID} / 2| \text{ to } 2.4V - |V_{ID} / 2|, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless}$ otherwise noted. Typical values are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$.) (Notes 3, 4, 5) (Figures 3, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Differential Propagation Delay High to Low	^t PHLD		1.3	2.0	2.8	ns
Differential Propagation Delay Low to High	^t PLHD		1.3	2.0	2.8	ns
Added Deterministic Jitter	t _{DJ}	400Mbps 2 ²³ - 1 PRBS data pattern (Notes 6, 11)		23	100	psp-p
Added Random Jitter	t _{RJ}	f _{IN} = 200MHz (Notes 7, 11)		0.6	2.9	ps _{RMS}
Differential Part-to-Part Skew	tSKPP1	(Note 8)		0.16	0.6	ns
Differential Fait-to-Fait Skew	tSKPP2	(Note 9)			1.5	ns
Switching Supply Current	Iccsw			12.2	18	mA
Rise Time	t _{TLH}		0.5	0.67	1.0	ns
Fall Time	t _{THL}		0.5	0.66	1.0	ns
Input Frequency	fMAX	(Note 10)	200			MHz

Note 1: All devices are 100% tested at T_A = +25°C. Limits over temperature are guaranteed by design and characterization.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V_{TH}, V_{TL}, V_{OD}, and Δ V_{OD}.

Note 3: Guaranteed by design and characterization.

Note 4: Signal generator output (unless otherwise noted): frequency = 200MHz, 50% duty cycle, $R_0 = 50\Omega$, $t_R = 1.5ns$, and $t_F = 1.5ns$ 1.5ns (0% to 100%).


Note 5: C_L includes scope probe and test jig capacitance.

Note 6: Signal generator output for t_{DJ}: V_{OD} = 150mV, V_{OS} = 1.2V, t_{DJ} includes pulse (duty-cycle) skew.

Note 7: Signal generator output for t_{RJ} : $V_{OD} = 150 \text{mV}$, $V_{OS} = 1.2 \text{V}$.

Note 8: tSKPP1 is the magnitude difference of any differential propagation delays between devices operating over rated conditions at the same supply voltage, input common-mode voltage, and ambient temperature.

Note 9: t_{SKPP2} is the magnitude difference of any differential propagation delays between devices operating over rated conditions. Note 10: Device meets VOD DC specification and AC specifications while operating at fMAX.




MIXIM

MAX9180

4

Typical Operating Characteristics (continued)

 $(V_{CC} = 3.3V, R_L = 100\Omega \pm 1\%, C_L = 10pF, |V_{ID}| = 0.2V, V_{CM} = 1.2V, T_A = +25^{\circ}C$, unless otherwise noted. Signal generator output: frequency = 200MHz, 50% duty cycle, $R_O = 50\Omega$, $t_R = 1.5ns$, and $t_F = 1.5ns$ (0% to 100%), unless otherwise noted.)




Pin Description

PIN	NAME	FUNCTION	
1	OUT-	Inverting LVDS Output	
2	GND	Ground	
3	IN-	Inverting LVDS Input	
4	IN+	Noninverting LVDS Input	
5	V _{CC}	Power Supply. Bypass V_{CC} to GND with a 0.01 μ F ceramic capacitor.	
6	OUT+	Noninverting LVDS Output	

Table 1. Function Table for LVDS Fail-SafeInput (Figure 2)

INPUT, V _{ID}	OUTPUT, V _{OD}
<u>></u> 50mV	High
<u>≤</u> -50mV	Low
$50 \text{mV} > \text{V}_{\text{ID}} > -50 \text{mV}$	Indeterminate
Undriven open, short, or terminated	High

Note: $V_{ID} = (IN+ - IN-)$, $V_{OD} = (OUT+ - OUT-)$ High = 450mV $\ge V_{OD} \ge 250mV$ Low = -250mV $\ge V_{OD} \ge -450mV$



Detailed Description

The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled-impedance medium, as defined by the ANSI/ TIA/EIA-644 and IEEE 1596.3 standards. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to noise.

The MAX9180 is a 400Mbps LVDS repeater intended for high-speed, point-to-point, low-power applications. The MAX9180 accepts an LVDS input and reproduces an LVDS signal at the output. This device is capable of detecting differential signals as low as 50mV and as high as 1.2V within a 0 to 2.4V input voltage range. The LVDS standard specifies an input voltage range of 0 to 2.4V referenced to ground.



Fail-safe is a feature that puts the output in a known logic state (differential high) under certain fault conditions. The MAX9180 outputs are differential high when the inputs are undriven and open, terminated, or shorted (Table 1).





Supply Bypassing

Bypass V_{CC} with a high-frequency surface-mount ceramic 0.01µF capacitor as close to the device as possible.

Differential Traces

Input and output trace characteristics affect the performance of the MAX9180. Use controlled-impedance differential traces. Ensure that noise couples as common mode by running the traces within a differential pair close together.

Maintain the distance within a differential pair to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

Cables and Connectors

The LVDS standards define signal levels for interconnect with a differential characteristic impedance and termination of 100Ω . Interconnects with a characteristic impedance and termination of 90Ω to 132Ω impedance are allowed, but produce different signal levels (see the *Termination* section).

Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.

Avoid the use of unbalanced cables, such as ribbon or coaxial cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

Termination


For point-to-point links, the termination resistor should be located at the LVDS receiver input and match the differential characteristic impedance of the transmission line.

For a multidrop bus driven at one end, terminate at the other end of the bus with a resistor that matches the loaded differential characteristic impedance of the bus. For a multidrop bus driven from a point other than the end, terminate each end of the bus with a resistor that matches the loaded differential characteristic impedance of the bus. When terminating at both ends, or for a large number of drops, a BLVDS driver is needed to drive the bus to LVDS signal levels. The MAX9180 is not intended to drive double-terminated multidrop buses to LVDS levels.

The differential output voltage level depends upon the differential characteristic impedance of the interconnect and the value of the termination resistance. The MAX9180 is guaranteed to produce LVDS output levels into 100 Ω . With the typical 3.6mA output current, the MAX9180 produces an output voltage of 360mV when driving a 100 Ω transmission line terminated with a 100 Ω termination resistor (3.6mA x 100 Ω = 360mV). For typical output levels with different loads, see the Differential Output Voltage vs. Load Resistor curve in the *Typical Operating Characteristics*.

Chip Information

TRANSISTOR COUNT: 401 PROCESS: CMOS



Test Circuit and Timing Diagrams




Figure 3. Transition Time and Propagation Delay Test Circuit

Figure 1. LVDS Fail-Safe Input




Figure 2. DC Load Test Circuit

MAX9180






Figure 4. Transition Time and Propagation Delay Timing Diagram



Typical Operating Circuit

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX9180

9

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _