#### で 空询SN74AUC2G79YZPR供应商 INSTRUMENTS www.ti.com

## 捷多邦,专业PCB打样工厂,24小时加急出货

1CLK

1D

2Q 3

GND

20

1D

GND [

2

Λ

#### SN74AUC2G79 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

DCT OR DCU PACKAGE

(TOP VIEW)

YEP OR YZP PACKAGE (BOTTOM VIEW)

SCES536A-DECEMBER 2003-REVISED MARCH 2005

**V**CC

2CLK

**I** 1Q

6 2D

5

04 50 2CLK

1Q

WWW.DZSC

03 60 2D

80

0270

### FEATURES

- Available in the Texas Instruments NanoStar<sup>™</sup> and NanoFree<sup>™</sup> Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode
  Operation
- Sub-1-V Operable
- Max t<sub>pd</sub> of 1.9 ns at 1.8 V
- Low Power Consumption, 10-μA Max I<sub>cc</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## **DESCRIPTION/ORDERING INFORMATION**

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

TA	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2</sup>	
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AUC2G79YEPR	TP C.COM	
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reel	SN74AUC2G79YZPR	UR_	
	SSOP – DCT	Tape and reel	SN74AUC2G79DCTR	U79	
	VSSOP – DCU	Tape and reel	SN74AUC2G79DCUR	U79_	

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, · = Pb-free).



PDPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SCES536A-DECEMBER 2003-REVISED MARCH 2005



#### **FUNCTION TABLE**

INPL	JTS	OUTPUT
CLK	D	Q
$\uparrow$	Н	Н
$\uparrow$	L	L
L	Х	Q <sub>0</sub>

#### LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	3.6	V
VI	Input voltage range <sup>(2)</sup>	-0.5	3.6	V	
Vo	Voltage range applied to any output in the h	-0.5	3.6	V	
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±20	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DCT package		220	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DCU package		227	°C/W
		YEP/YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES536A-DECEMBER 2003-REVISED MARCH 2005

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	2.7	V
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>		
VIH	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	$0.65  imes V_{CC}$		V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 0.8 V$		0	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		$V_{CC} = 0.8 V$		-0.7	
		V <sub>CC</sub> = 1.1 V		-3	
I <sub>OH</sub>	High-level output current	$V_{CC} = 1.4 V$		-5	mA
		V <sub>CC</sub> = 1.65 V		-8	
		$V_{CC} = 2.3 V$		-9	
		$V_{CC} = 0.8 V$		0.7	
		V <sub>CC</sub> = 1.1 V		3	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 1.4 V$		5	mA
		V <sub>CC</sub> = 1.65 V		8	
		V <sub>CC</sub> = 2.3 V		9	
		$V_{CC} = 0.8 \text{ V to } 1.65 \text{ V}^{(2)}$		20	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC}$ = 1.65 V to 2.3 V <sup>(3)</sup>		20	ns/V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}^{(3)}$		20	
T <sub>A</sub>	Operating free-air temperature	· · · · · ·	-40	85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 The data was taken at C<sub>L</sub> = 15 pF, R<sub>L</sub> = 2 kΩ (see Figure 1).
 The data was taken at C<sub>L</sub> = 30 pF, R<sub>L</sub> = 500 Ω (see Figure 1).

SCES536A-DECEMBER 2003-REVISED MARCH 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup> MAX	UNIT
		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> – 0.1	
		$I_{OH} = -0.7 \text{ mA}$	0.8 V	0.55	
V		$I_{OH} = -3 \text{ mA}$	1.1 V	0.8	v
V <sub>OH</sub>		$I_{OH} = -5 \text{ mA}$	1.4 V	1	v
		$I_{OH} = -8 \text{ mA}$	1.65 V	1.2	
		$I_{OH} = -9 \text{ mA}$	2.3 V	1.8	
		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V	0.2	
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25	
V		I <sub>OL</sub> = 3 mA	1.1 V	0.3	V
V <sub>OL</sub>		I <sub>OL</sub> = 5 mA	1.4 V	0.4	v
		I <sub>OL</sub> = 8 mA	1.65 V	0.45	
		I <sub>OL</sub> = 9 mA	2.3 V	0.6	
I <sub>I</sub>	D or CLK inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V	±5	μA
I <sub>off</sub>		$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$	0	±10	μA
I <sub>CC</sub>		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	0.8 V to 2.7 V	10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	2.5	pF

TEXAS NSTRUMENTS

www.ti.com

(1) All typical values are at  $T_A = 25^{\circ}C$ .

## **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = ± 0.	1.2 V 1 V	V <sub>CC</sub> = ± 0.	1.5 V 1 V	V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	50		200		225		250		275	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	2.4	1		1		1		1		ns
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	1.6	0.9		0.6		0.6		0.5		ns
t <sub>h</sub>	Hold time, data after $CLK^\uparrow$	0	0		0		0.1		0.1		ns

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> = ± 0.			<sub>c</sub> = 1.8 0.15 V		V <sub>CC</sub> = ± 0.		UNIT
		(001901)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			50	200		225		250			275		MHz
t <sub>pd</sub>	CLK	Q	5	1	3.9	0.8	2.5	0.3	1	1.9	0.3	1.3	ns

## **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ <sub>0</sub>	<sub>C</sub> = 1.8 V 0.15 V		$\begin{array}{c} \text{V}_{\text{CC}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$		UNIT
		(001F01)	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			250			275		ns
t <sub>pd</sub>	CLK	Q	0.8	1.5	2.4	0.6	1.8	ns



SCES536A-DECEMBER 2003-REVISED MARCH 2005

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST	$V_{CC} = 0.8 V$	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	UNIT
			CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT
				16	16.2	18	19.8	29.2	
C <sub>pd</sub>		CLK	f = 10 MHz	1.1	1.1	1.2	1.5	2.7	pF
	capacitanee		-	17.1	17.3	19.2	21.3	31.9	

SCES536A-DECEMBER 2003-REVISED MARCH 2005



#### PARAMETER MEASUREMENT INFORMATION $\odot 2 \times V_{CC}$ TEST **S1 S1** O Open $R_L$ Open t<sub>PLH</sub>/t<sub>PHL</sub> From Output $\mathbf{2} \times \mathbf{V}_{\mathbf{CC}}$ **Under Test** GND t<sub>PLZ</sub>/t<sub>PZL</sub> GND t<sub>PHZ</sub>/t<sub>PZH</sub> $C_L$ RL (see Note A) V<sub>CC</sub> CL $V_{\Delta}$ RL ÷ 0.8 V 15 pF **2 k**Ω 0.1 V $\textbf{1.2 V} \pm \textbf{0.1 V}$ 15 pF 0.1 V **2 k**Ω LOAD CIRCUIT $1.5~V\pm0.1~V$ 15 pF **2 k**Ω 0.1 V $1.8~V\pm0.15~V$ 15 pF **2 k**Ω 0.15 V 0.15 V $\textbf{2.5 V} \pm \textbf{0.2 V}$ 15 pF **2 k**Ω 1.8 V $\pm$ 0.15 V 30 pF 0.15 V **1 k**Ω $\textbf{2.5 V} \pm \textbf{0.2 V}$ **500** Ω 0.15 V 30 pF Vcc **Timing Input** $V_{CC}/2$ 0 V t<sub>su</sub> th V<sub>CC</sub> ۷<sub>CC</sub> Input V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Data Input V<sub>CC</sub>/2 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES Vcc Vcc Output V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Input Control 0 V 0 V t<sub>PHL</sub> - t<sub>PLZ</sub> t<sub>PLH</sub> t<sub>PZL</sub> Output $V_{OH}$ Vcc Waveform 1 V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Output S1 at $2 \times V_{CC}$ V<sub>OL</sub> + V VoL VoL (see Note B) t<sub>PLH</sub> t<sub>PHL</sub> t<sub>PZH</sub> - t<sub>PHZ</sub> Output Vон VOH Waveform 2 $V_{OH} - V_{\Delta}$ V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 Output S1 at GND ≈0 V VoL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. CL includes probe and jig capacitance.
  - В. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.

  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



# PACKAGE OPTION ADDENDUM

17-Mar-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74AUC2G79DCTR	ACTIVE	SM8	DCT	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUC2G79DCTRE4	ACTIVE	SM8	DCT	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUC2G79DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUC2G79DCURE4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AUC2G79YEPR	NRND	WCSP	YEP	8	3000	TBD	SNPB	Level-1-260C-UNLIM
SN74AUC2G79YZPR	ACTIVE	WCSP	YZP	8	3000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

#### DCT (R-PDSO-G8)






NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-187 variation CA.



YZP (R-XBGA-N8)

## DIE-SIZE BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is lead-free. Refer to the 8 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.

YEP (R-XBGA-N8)

## DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 8 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265