NEC

MOS INTEGRATED CIRCUIT μ PD43256B

256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT

Description

The µPD43256B is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM.

Battery backup is available. And A and B versions are wide voltage operations.

The µPD43256B is packed in 28-pin PLASTIC DIP, 28-pin PLASTIC SOP and 28-pin PLASTIC TSOP (I) (8 x 13.4 mm).

Features

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Low voltage operation (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Low Vcc data retention: 2.0 V (MIN.)
- /OE input for easy application

Part number	Access time Operating supply		Operating ambient	Supply current			
- 13	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention	
390 74		V	°C	mA (MAX.)	μΑ (MAX.)	μ A (MAX.) ^{Note1}	
μ <mark>ΡD4325</mark> 6B-xxL	70, 85	4.5 to 5.5	0 to 70	45	50	3	
μ PD43256B-xxLL					15	2 00	
μPD43256B-Axx	85, 100 ^{Note2} , 120 ^{Note2}	3.0 to 5.5	-	12 15	WWW.	01-	
μPD43256B-Bxx ^{Note2}	100, 120, 150	2.7 to 5.5	382 2				

Notes 1. TA \leq 40 °C, Vcc = 3.0 V

2. Access time: 85 ns (MAX.) (Vcc = 4.5 to 5.5 V)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



Ordering Information

(1/2)

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating ambient temperature °C	Remark
μPD43256BCZ-70L	28-pin PLASTIC DIP	70	4.5 to 5.5	0 to 70	L version
μPD43256BCZ-85L	(15.24 mm (600))	85]		
μPD43256BCZ-70LL	-	70			LL version
μPD43256BCZ-85LL		85			
μPD43256BGU-70L	28-pin PLASTIC SOP	70]		L version
μPD43256BGU-85L	(11.43 mm (450))	85]		
μPD43256BGU-70LL	-	70	1		LL version
μPD43256BGU-85LL	-	85			
μPD43256BGU-A85	-	85	3.0 to 5.5		A version
μPD43256BGU-A10		100	_		
μPD43256BGU-A12	-	120	1		
μPD43256BGU-B10		100	2.7 to 5.5		B version
μPD43256BGU-B12		120	_		
μPD43256BGW-70LL-9JL	28-pin PLASTIC TSOP (I)	70	4.5 to 5.5		LL version
µPD43256BGW-85LL-9JL	(8x13.4) (Normal bent)	85	1		
μPD43256BGW-A85-9JL		85	3.0 to 5.5		A version
μPD43256BGW-A10-9JL	-	100			
μPD43256BGW-A12-9JL		120	_		
μPD43256BGW-B10-9JL	-	100	2.7 to 5.5		B version
μPD43256BGW-B12-9JL	-	120	1		
μPD43256BGW-B15-9JL		150]		
μPD43256BGW-70LL-9KL	28-pin PLASTIC TSOP (I)	70	4.5 to 5.5		LL version
μPD43256BGW-85LL-9KL	(8x13.4) (Reverse bent)	85]		
μPD43256BGW-A85-9KL	-	85	3.0 to 5.5		A version
µPD43256BGW-A10-9KL		100	1		
µPD43256BGW-A12-9KL		120			
μPD43256BGW-B10-9KL	1	100	2.7 to 5.5		B version
μPD43256BGW-B12-9KL	1	120			
μPD43256BGW-B15-9KL		150	1		

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating ambient temperature °C	Remark
μPD43256BGU-70L-A	28-pin PLASTIC SOP	70	4.5 to 5.5	0 to 70	L version
μPD43256BGU-85L-A	(11.43 mm (450))	85	-		
μPD43256BGU-70LL-A		70	_		LL version
μPD43256BGU-85LL-A		85			
μPD43256BGU-A85-A		85	3.0 to 5.5		A version
μPD43256BGU-A10-A		100			
μPD43256BGU-A12-A		120			
μPD43256BGU-B10-A		100	2.7 to 5.5		B version
μPD43256BGU-B12-A		120			
μPD43256BGW-70LL-9JL-A	28-pin PLASTIC TSOP (I)	70	4.5 to 5.5		LL version
μPD43256BGW-85LL-9JL-A	(8x13.4) (Normal bent)	85			
μPD43256BGW-A85-9JL-A		85	3.0 to 5.5		A version
μPD43256BGW-A10-9JL-A		100			
μPD43256BGW-A12-9JL-A		120			
μPD43256BGW-B10-9JL-A		100	2.7 to 5.5		B version
μPD43256BGW-B12-9JL-A		120			
μPD43256BGW-B15-9JL-A		150			
μPD43256BGW-70LL-9KL-A	28-pin PLASTIC TSOP (I)	70	4.5 to 5.5		LL version
μPD43256BGW-85LL-9KL-A	(8x13.4) (Reverse bent)	85			
μPD43256BGW-A85-9KL-A		85	3.0 to 5.5		A version
μPD43256BGW-A10-9KL-A		100			
μPD43256BGW-A12-9KL-A		120			
μPD43256BGW-B10-9KL-A		100	2.7 to 5.5		B version
μPD43256BGW-B12-9KL-A		120			
μPD43256BGW-B15-9KL-A		150			


(2/2)

Remark Products with -A at the end of the part number are lead-free products.

Pin Configurations (Marking Side)

/xxx indicates active low signal.

28-pin PLASTIC DIP (15.24 mm (600)) [μPD43256BCZ-xxL] [μPD43256BCZ-xxLL]




A0 - A14	: Address inputs	
I/O1 - I/O8	: Data inputs / output	uts
/CS	: Chip Select	
/WE	: Write Enable	
/OE	: Output Enable	
Vcc	: Power supply	
GND	: Ground	

Remark Refer to Package Drawings for the 1-pin index mark.

28-pin PLASTIC SOP (11.43 mm (450))

- [*µ*PD43256BGU-xxL]
- [*µ*PD43256BGU-xxLL]
- [μPD43256BGU-Axx] [μPD43256BGU-Bxx]
- [μPD43256BGU-xxL-A]
- [*µ*PD43256BGU-xxLL-A]
- [*µ*PD43256BGU-Axx-A]
- [µPD43256BGU-Bxx-A]



A0 - A14	: Address inputs	
I/O1 - I/O8	: Data inputs / outputs	3
/CS	: Chip Select	
/WE	: Write Enable	
/OE	: Output Enable	
Vcc	: Power supply	
GND	: Ground	

Remark Refer to Package Drawings for the 1-pin index mark.

28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)

- [*µ*PD43256BGW-xxLL-9JL]
- [*µ*PD43256BGW-Axx-9JL]
- [*µ*PD43256BGW-Bxx-9JL]
- [*µ*PD43256BGW-xxLL-9JL-A]
- [*µ*PD43256BGW-Axx-9JL-A]
- [*µ*PD43256BGW-Bxx-9JL-A]

		7
/OE ○>	1 28	←───────────────────── A10
A11 O>	2 27	
A9 O>	3 26	≺ →○ I/O8
A8 ○>	4 25	←→ ○ I/07
A13 O>	5 24	 ○ I/O6
/WE O>	6 23	→ ○ I/O5
Vcc O	7 22	←→ ○ I/O4
A14 O>	8 21	GND
A12 O>	9 20	←→ ○ I/O3
A7 O►	10 19	→ ○ I/O2
A6 O>	11 18	←→ ○ I/01
A5 O►	12 17	
A4 O►	13 16	≺ —O A1
A3 O	14 15	← ⊖ A2
		J

28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)


- [*µ*PD43256BGW-xxLL-9KL]
- [*µ*PD43256BGW-Axx-9KL]
- [*µ*PD43256BGW-Bxx-9KL]
- [*µ*PD43256BGW-xxLL-9KL-A]
- [*µ*PD43256BGW-Axx-9KL-A]
- [*µ*PD43256BGW-Bxx-9KL-A]

		-
A10⊖	28 1	<○ /OE
/CS ○>	27 2	────────────────────────────────────
I/O8 ○ >	26 3	
I/07 ○ < →	25 4	≺ —⊖ A8
I/O6 ◯ < →	24 5	
I/O5 ○ < →	23 6	○/WE
I/O4 ○ < →	22 7	
GND O	21 8	≺ —──○ A14
I/O3 🔿 🛶 🔸	20 9	<○ A12
I/O2 ○ < →	19 10	≺ —⊖ A7
I/O1 ○ < →	18 11	 ○ A6
A0 O>	17 12	≺ ───○ A5
A1 O≻	16 13	- −−○ A4
A2 O	15 14	← ⊖ A3
		1

A0 - A14	:	Address inputs	/OE	:	Output Enable
I/O1 - I/O8	:	Data inputs / outputs	Vcc	:	Power supply
/CS	:	Chip Select	GND	:	Ground
/WE	:	Write Enable			

Remark Refer to Package Drawings for the 1-pin index mark.

Block Diagram



Truth Table

/CS	/OE	/WE	Mode	I/O	Supply current
н	×	×	Not selected	High impedance	lsв
L	Н	Н	Output disable		Ісса
L	×	L	Write	Ли	
L	L	Н	Read	Dout	

Remark ×: VIH or VIL

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 ^{Note} to +7.0	V
Input / Output voltage	VT		–0.5 ^{№™} to Vcc + 0.5	V
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width : 50 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD43256B-xxL		μPD43256B-Axx		μPD43256B-Bxx		Unit
			μPD43256B-xxLL						
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	VIH		2.2	Vcc+0.5	2.2	Vcc+0.5	2.2	Vcc+0.5	V
Low level input voltage	V⊫		-0.3 ^{Note}	+0.8	-0.3 ^{Note}	+0.5	-0.3 Note	+0.5	V
Operating ambient temperature	TA		0	70	0	70	0	70	°C

Note -3.0 V (MIN.) (Pulse width: 50 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			5	pF
Input / Output capacitance	Cı/o	$V_{I/O} = 0 V$			8	pF

Remarks 1. VIN : Input voltage

VI/O : Input / Output voltage

2. These parameters are periodically sampled and not 100% tested.

Parameter	Symbol	Test condition	μPD	μPD43256B-xxL		μPD	μPD43256B-xxLL			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Input leakage current	lu	$V_{IN} = 0 V \text{ to } V_{CC}$	-1.0		+1.0	-1.0		+1.0	μA	
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to V_{CC} , $/OE = V_{IH}$ or	-1.0		+1.0	-1.0		+1.0	μA	
		/CS = VIH or /WE = VIL								
Operating supply current	ICCA1	/CS = V _{IL} , Minimum cycle time, $I_{VO} = 0 \text{ mA}$			45			45	mA	
	ICCA2	/CS = VIL, II/0 = 0 mA			10			10		
	Іссаз	/CS \leq 0.2 V, Cycle = 1 MHz,			10			10		
		$I_{\text{I/O}}$ = 0 mA, V_{IL} \leq 0.2 V, V_{IH} \geq V_{CC} $-$ 0.2 V								
Standby supply current	lsв	/CS = VIH			3			3	mA	
	ISB1	$/CS \ge V_{CC} - 0.2 V$		1.0	50		0.5	15	μA	
High level output voltage	V _{OH1}	Іон = –1.0 mA	2.4			2.4			v	
	Vон2	Іон = -0.1 mA	Vcc-0.5			Vcc-0.5				
Low level output voltage	Vol	IoL = 2.1 mA			0.4			0.4	V	

Remarks 1. VIN : Input voltage

Vi/o : Input / Output voltage

2. These DC characteristics are in common regardless of package types.

Parameter	Symbol	Test condit	ion		μPD	43256B	Ахх	μPD	43256B	-Bxx	Unit
					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	VIN = 0 V to Vcc			-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	Ιιο	$V_{I/O} = 0 V$ to V_{CC} , $/OE = V_{II}$	нor		-1.0		+1.0	-1.0		+1.0	μA
		$/CS = V_{IH} \text{ or } /WE = V_{IL}$	<u> </u>								
Operating supply current	ICCA1	$/CS = V_{IL},$	μPD	43256B-Axx			45			-	mA
		Minimum cycle time,	μPD	43256B-Bxx			-			45	
		Ivo = 0 mA		$Vcc \le 3.3 V$			-			20	
	ICCA2	/CS = VIL, II/0 = 0 mA					10			10	
		Vcc ≤		$V_{CC} \le 3.3 V$			-			5	
	Іссаз	/CS \leq 0.2 V, Cycle = 1 MH	Iz, I ⊮o) = 0 mA,			10			10	
		$V_{\text{IL}} \leq 0.2 \text{ V}, \text{ V}_{\text{IH}} \geq V_{\text{CC}} - 0.2$	2 V	$V_{CC} \leq 3.3 V$			-			5	
Standby supply current	lsв	/CS = VIH					3			3	mA
				$V_{CC} \leq 3.3 V$			-			2	
	ISB1	$/CS \ge V_{CC} - 0.2 V$				0.5	15		0.5	15	μA
				$V_{CC} \le 3.3 V$			I		0.5	10	
High level output voltage	V _{OH1}	Іон = −1.0 mA, Vcc ≥ 4.5 V	/		2.4			2.4			V
		Іон = -0.5 mA, Vcc < 4.5 V	он = –0.5 mA, Vcc < 4.5 V					2.4			
	V _{OH2}	Iон = -0.02 mA	Vcc-0.1			Vcc-0.1					
Low level output voltage	Vol	lo∟ = 2.1 mA, Vcc ≥ 4.5 V					0.4			0.4	v
		o∟ = 1.0 mA, Vcc < 4.5 V					0.4			0.4	
	Vol1	loL = 0.02 mA					0.1			0.1	

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Remarks 1. VIN : Input voltage


VI/o : Input / Output voltage

2. These DC characteristics are in common regardless of package types.


AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

```
[ μPD43256B-70L, μPD43256B-85L, μPD43256B-70LL, μPD43256B-85LL ]
Input Waveform (Rise and Fall Time ≤ 5 ns)
```




Output Waveform




Output Load

AC characteristics should be measured with the following output load conditions.



Remark C_L includes capacitance of the probe and jig, and stray capacitance.

[μPD43256B-A85, μPD43256B-A10, μPD43256B-A12, μPD43256B-B10, μPD43256B-B12, μPD43256B-B15] Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Load

AC characteristics should be measured with the following output load conditions.

taa, tacs, toe, toh	tснz, tcLz, toнz, toLz, twHz, tow
1TTL + 100 pF	1TTL + 5 pF

Read Cycle (1/2)

Parameter	Symbol		Vcc≥	2 4.5 V		Unit	Condition
		μ PD43	256B-70	μPD432			
				μPD43256B-	A85/A10/A12		
				μPD43256B-	B10/B12/B15		
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	70		85		ns	
Address access time	taa		70		85	ns	Note
/CS access time	tacs		70		85	ns	
/OE access time	toe		35		40	ns	
Output hold from address change	tон	10		10		ns	
/CS to output in low impedance	tcLz	10		10		ns	
/OE to output in low impedance	to∟z	5		5		ns	
/CS to output in high impedance	tснz		30		30	ns	
/OE to output in high impedance	tонz		30		30	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


Read Cycle (2/2)

Parameter	Symbol			Vcc≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
			3256B .85		3256B .10		3256B 12		3256B 10	`	3256B 12		3256B 15		dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		100		120		150		ns	
Address access time	taa		85		100		120		100		120		150	ns	Note
/CS access time	tacs		85		100		120		100		120		150	ns	
/OE access time	toe		50		60		60		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CS to output in low impedance	tc∟z	10		10		10		10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		5		5		5		ns	
/CS to output in high impedance	tснz		35		35		40		35		40		50	ns	
/OE to output in high impedance	tонz		35		35		40		35		40		50	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.

Write Cycle (1/2)

Parameter	Symbol		Vcc ≥	4.5 V		Unit	Condition
		μPD432	256B-70	μPD432			
				μPD43256B-			
				μPD43256B-			
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		ns	
/CS to end of write	tcw	50		70		ns	
Address valid to end of write	taw	50		70		ns	
Write pulse width	twp	55		60		ns	
Data valid to end of write	tow	30		35		ns	
Data hold time	tон	0		0		ns	
Address setup time	tas	0		0		ns	
Write recovery time	twr	0		0		ns	
/WE to output in high impedance	twнz		30		30	ns	Note
Output active from end of write	tow	10		10		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


Write Cycle (2/2)

Parameter	Symbol			Vcc≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
		µPD4	3256B	µPD4	3256B	µPD4	3256B	µPD4	3256B	μPD4	3256B	µPD4	3256B		dition
		-A	85	-A	10	-A	12	-B	10	-B	12	-B	15		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		100		120		150		ns	
/CS to end of write	tcw	70		70		90		70		90		100		ns	
Address valid to end of write	taw	70		70		90		70		90		100		ns	
Write pulse width	twp	60		60		80		60		80		90		ns	
Data valid to end of write	tow	60		60		70		60		70		80		ns	
Data hold time	tон	0		0		0		0		0		0		ns	
Address setup	tas	0		0		0		0		0		0		ns	
Write recovery	twr	0		0		0		0		0		0		ns	
/WE to output in high impedance	twнz		30		35		40		35		40		50	ns	Note
Output active from end of write	tow	10		10		10		10		10		10		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

Write Cycle Timing Chart 1 (/WE Controlled)




Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. When I/O pins are in the output state, therefore the input signals must not be applied to the output.

Remarks 1. Write operation is done during the overlap time of a low level /CS and a low level /WE.

- 2. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
- **3.** If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 (/CS Controlled)



Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. When I/O pins are in the output state, therefore the input signals must not be applied to the output.


Remark Write operation is done during the overlap time of a low level /CS and a low level /WE.

Parameter	Symbol	Test Condition	μPI	μPD43256B-xxL		μPD	μPD43256B-xxLL			
						μPE				
						μPE	043256B	-Bxx		
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Data retention supply voltage	VCCDR	$/CS \ge V_{CC} - 0.2 V$	2.0		5.5	2.0		5.5	V	
Data retention supply current	ICCDR	$V \text{cc}$ = 3.0 V, /CS \geq Vcc $-$ 0.2 V		0.5	20 ^{Note1}		0.5	7 ^{Note2}	μA	
Chip deselection to data retention mode	t CDR		0			0			ns	
Operation recovery time	tĸ		5			5			ms	

Notes 1. $3 \mu A$ (T_A $\leq 40 \circ C$)

2. 2 μ A (T_A ≤ 40 °C), 1 μ A (T_A ≤ 25 °C)

Data Retention Timing Chart





Note A version : 3.0 V, B version : 2.7 V


Remark The other pins (Address, /OE, /WE, I/O) can be in high impedance state.

Package Drawings

28-PIN PLASTIC DIP (15.24 mm (600))








NOTES

- 1. Each lead centerline is located within 0.25 mm of its true position (T.P.) at maximum material condition.
- 2. Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS
Α	38.10 MAX.
В	2.54 MAX.
С	2.54 (T.P.)
D	0.50±0.10
F	1.2 MIN.
G	3.6±0.3
Н	0.51 MIN.
I	4.31 MAX.
J	5.72 MAX.
К	15.24 (T.P.)
L	13.2
М	$0.25\substack{+0.10 \\ -0.05}$
N	0.25
R	0 - 15°
F	28C-100-600A1-2


28-PIN PLASTIC SOP (11.43 mm (450))



detail of lead end









NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
А	$18.0\substack{+0.6\\-0.05}$
В	1.27 MAX.
С	1.27 (T.P.)
D	$0.42\substack{+0.08\\-0.07}$
Е	0.2±0.1
F	2.95 MAX.
G	2.55±0.1
н	11.8±0.3
I	8.4±0.1
J	1.7±0.2
К	0.22±0.05
L	0.7±0.2
М	0.12
Ν	0.10
Р	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
	P28GU-50-450A-4

28-PIN PLASTIC TSOP(I) (8x13.4)











NOTES


- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)


ITEM	MILLIMETERS		
А	8.0±0.1		
В	0.6 MAX.		
С	0.55 (T.P.)		
D	$0.22\substack{+0.08\\-0.07}$		
G	1.0		
Н	12.4±0.2		
I	11.8±0.1		
J	0.8±0.2		
к	$0.145\substack{+0.025\\-0.015}$		
L	0.5±0.1		
М	0.08		
Ν	0.10		
Р	13.4±0.2		
Q	0.1±0.05		
R	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$		
S	1.2 MAX.		
	P28GW-55-9JL-2		

28-PIN PLASTIC TSOP(I) (8x13.4)









NOTE

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)

ITEM	MILLIMETERS		
Α	8.0±0.1		
В	0.6 MAX.		
С	0.55 (T.P.)		
D	$0.22\substack{+0.08\\-0.07}$		
G	1.0		
Н	12.4±0.2		
I	11.8±0.1		
J	0.8±0.2		
к	$0.145\substack{+0.025\\-0.015}$		
L	0.5±0.1		
М	0.08		
Ν	0.10		
Р	13.4±0.2		
Q	0.1±0.05		
R	3°+7° -3°		
S	1.2 MAX.		
	P28GW-55-9KL-2		

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD43256B.

Types of Surface Mount Device

μ PD43256BGU-xxL	: 28-pin PLASTIC SOP (11.43 mm (450))
μ PD43256BGU-xxLL	: 28-pin PLASTIC SOP (11.43 mm (450))
μPD43256BGU-Axx	: 28-pin PLASTIC SOP (11.43 mm (450))
μPD43256BGU-Bxx	: 28-pin PLASTIC SOP (11.43 mm (450))
μ PD43256BGW-xxLL-9JL	: 28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)
μ PD43256BGW-xxLL-9KL	: 28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)
μ PD43256BGW-Axx-9JL	: 28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)
μ PD43256BGW-Axx-9KL	: 28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)
μ PD43256BGW-Bxx-9JL	: 28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)
μ PD43256BGW-Bxx-9KL	: 28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)
µPD43256BGU-xxL-A	: 28-pin PLASTIC SOP (11.43 mm (450))
μ PD43256BGU-xxLL-A	: 28-pin PLASTIC SOP (11.43 mm (450))
μPD43256BGU-Axx-A	: 28-pin PLASTIC SOP (11.43 mm (450))
µPD43256BGU-Bxx-A	: 28-pin PLASTIC SOP (11.43 mm (450))
μ PD43256BGW-xxLL-9JL-A	: 28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)
μ PD43256BGW-xxLL-9KL-A	: 28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)
μ PD43256BGW-Axx-9JL-A	: 28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)
μ PD43256BGW-Axx-9KL-A	: 28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)
μ PD43256BGW-Bxx-9JL-A	: 28-pin PLASTIC TSOP (I) (8x13.4) (Normal bent)
μ PD43256BGW-Bxx-9KL-A	: 28-pin PLASTIC TSOP (I) (8x13.4) (Reverse bent)

Types of Through Hole Mount Device

μ PD43256BCZ-xxL	: 28-pin PLASTIC DIP (15.24 mm (600))
μPD43256BCZ-xxLL	: 28-pin PLASTIC DIP (15.24 mm (600))

Soldering process	Soldering conditions	
Wave soldering (only to leads)	Solder temperature : 260 °C or below,	
	Flow time : 10 seconds or below	
Partial heating method	Terminal temperature : 300 °C or below,	
	Time : 3 seconds or below (Per one lead)	

Caution Do not jet molten solder on the surface of package.

Revision History

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition \rightarrow This edition)
	edition	edition			
14th edition/	p.1	p.1	Deletion	-	Description of Version X and P has been deleted.
Jun. 2006					

[MEMO]

[MEMO]

[MEMO]

- NOTES FOR CMOS DEVICES -

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must have hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of June, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).