SONY

High Power SPDT Switch

CXG1189AXR

Description

The CXG1189AXR is a high power SPDT (Single Pole Doble Throw) switch MMIC used in wireless communication systems, for example, GSM handsets, GSM/UMTS dual mode handsets. The Sony JPHEMT process is used for low insertion loss. (Applications: Antenna switch for cellular handsets, GSM, GSM/UMTS dual mode)

Features

- ◆ Low insertion loss: 0.25dB@900MHz, 0.30dB@1.8GHz, 0.35dB@2.17GHz
- ◆ Low harmonics level: –35dBm (Max.)

Package

Small package size: 12-pin XQFN

Structure

f.dzsc.com

GaAs JPHEMT MMIC

This IC is ESD sensitive device. Special handling precautions are required.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Absolute Maximum Ratings

(Ta = 25°C)

Control voltage	Vctl	5	V	
• Input power max. [824 to 915MHz]		36	dBm	[Duty cycle = 12.5 to 50%]
• Input power max. [1710 to 1910MHz]		34	dBm	[Duty cycle = 12.5 to 50%]
• Input power max. [1920 to 1980MHz]		32	dBm	
Operating temperature	Topr	-35 to +85	°C	
Storage temperature	Tstg	-65 to +150	°C	
 Maximum power dissipation 	PD	400	mW	


[•] Copper-clad lamination of glass board (4 layers) : 30mm square, t = 0.8mm, FR-4.

Note) Use this product without exceeding the PD value specified in this specification.

If it is used with exceeding the PD value even for a moment, the heat generated by the operation may cause the degradation or breakdown of the product.

_

Block Diagram and Recommended Circuit



When using this IC, the following external components should be used:

Rctl: This resistor is used to improve ESD performance. $1 k \Omega$ is recommended

CRF: This capacitor is used for RF decoupling and must be used for all applications.

Cbypass: This capacitor is used for DC line filtering. 100pF is recommended.

Truth Table

CTLA	CTLB	ON State	F1	F2	F3	F4
L	Н	RF1 – RF2	ON	OFF	OFF	ON
Н	L	RF1 – RF3	OFF	ON	ON	OFF

DC Bias Condition

(Ta = 25°C)

Item	Min.	Тур.	Max.	Unit
Vctl (H)	2.6	2.8	3.6	V
Vctl (L)	0	_	0.4	V

2

Electrical Characteristics

(Ta = 25°C)

Item	Symbol	Path	Condition	Min.	Тур.	Max.	Unit
line autien lane		RF1 – RF2	824 to 960MHz		0.25	0.40	dB
			1710 to 1990MHz		0.30	0.45	dB
			1920 to 2170MHz		0.35	0.50	dB
Insertion loss	IL	RF1 – RF3	824 to 960MHz		0.25	0.40	dB
			1710 to 1990MHz		0.30	0.45	dB
			1920 to 2170MHz		0.35	0.50	dB
			824 to 960MHz	25	32		dB
		RF1 – RF2	1710 to 1990MHz	25	31		dB
Isolation	ISO.		1920 to 2170MHz	25	30		dB
ISOIALIOII	130.		824 to 960MHz	25	32		dB
		RF1 – RF3	1710 to 2170MHz	25	31		dB
			1920 to 2170MHz	25	30		dB
	VSWR		824 to 960MHz		1.2		_
VSWR			1710 to 2170MHz		1.2		_
			1920 to 2170MHz		1.2		_
	2fo	RF1 – RF2 RF1 – RF3	824 to 915MHz		-45	-35	dBm
	3fo		RF1 – RF3	- RF3 Vctl = 2.8/0V		-42	-35
Harmonics*1	2fo	RF1 – RF2	1710 to 1910MHz		-42	-35	dBm
naimonics ¹	3fo	RF1 – RF3	Vctl = 2.8/0V		-40	-35	dBm
	2fo	RF1 – RF2 RF1 – RF3	1920 to 1980MHz		-46	-35	dBm
	3fo		RF1 – RF3	Vctl = 2.8/0V		-46	-35
P0.2dB compression input power	P0.2dB RF1 - RF2 RF1 - RF3 RF1 - RF3 RF1 - RF3 RF1 - RF2 RF1 - RF3	824 to 915MHz Vctl = 2.8/0V	34.5			dBm	
		1710 to 1910MHz Vctl = 2.8/0V	32.5			dBm	
		1920 to 1980MHz Vctl = 2.8/0V	31			dBm	
Control current	Ictl		Vctl = 2.8V		2	6	μΑ

Electrical characteristics are measured with all RF ports terminated in $50\Omega.$

- 1. Power incident on Tx, Pin = 34dBm, 824 to 915MHz, Vctl (H) = 2.8V, Vctl (L) = 0V
- 2. Power incident on Tx, Pin = 32dBm, 1710 to 1910MHz, Vctl (H) = 2.8V, Vctl (L) = 0V
- 3. Power incident on Tx, Pin = 29dBm, 1920 to 1980MHz, Vctl (H) = 2.8V, Vctl (L) = 0V


1


^{*1} Harmonics measured with Tx inputs harmonically matched. The use of harmonic matching is recommended to ensure optimum performance.

Package Outline

(Unit: mm)

12PIN XQFN (PLASTIC)





 $\underline{\text{Note:Cutting burr of lead are 0.05mm MAX}}.$

SONY CODE	X Q F N - 1 2 P - 0 2
JEITA CODE	
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.019

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18µm