



*Oki, Network Solutions
for a Global Society*

OKI Semiconductor

PEDL87V2103DIGEST-01

Issue Date: Jan. 20, 2003

ML87V2103

Preliminary

Video Signal Noise Reduction and Rate Conversion IC with a Built-in 3.9 Mbit Field Memory

GENERAL DESCRIPTION

The ML87V2103 comprises a 3.9 Mbit field memory and logic circuits for signal processing and memory control. The device can reduce field-recursive noise and double the conversion speed.

There is an automatic noise reduction mode that detects the noise level in the input video data to set the optimum noise reduction.


There are two ways to double the conversion speed: progressive conversion that doubles the number of lines by doubling the horizontal direction frequency and flicker-free conversion that doubles both the vertical and horizontal direction frequencies.

FEATURES

- Built-in memory:
3.9 Mbit filed memory × 1 unit
- Maximum input operating frequencies (16 bits/8 bits, ITU-R BT.656):
14.75/29.5 MHz
- Maximum output operating frequency:
29.5 MHz (double-speed conversion)
- Power supply voltage :
3.3 V ± 0.3 V
- Input pin:
TTL-5V tolerant (5 V withstand voltage)
- Input/output pins:
Input TTL- output LVCMOS-5V tolerant (5 V withstand voltage)
- Output pin:
LVCMOS (3.3 V)
- Input data format:
YCbCr (8 bits (Y) + 8 bits (CbCr)) (4:2:2)
YCbCr (8 bits (YCbCr)) (4:2:2)
ITU-R BT.656 (8 bits (YCbCr))
- Output data format:
YCbCr (8 bits (Y) + 8 bits (CbCr)) (4:2:2)
- Serial bus:
I²C-bus interface: (Standard mode: 100 kbps/Fast mode: 400 kbps)
- Internal memory controller:
Input: Compatible with 625/50 Hz 2:1, 525/60 Hz 2:1
Output: Compatible with 625/50 Hz 2:1, 525/60 Hz 2:1,
625/50 Hz 1:1, 525/60 Hz 1:1,
625/100 Hz 2:1, 525/120 Hz 2:1
Compatible horizontal effective pixels: 640 (525 line mode only), 720, 768
- Sync generator (for output):
Can generate sync signals of 625/50 Hz 2:1, 525/60 Hz 2:1,
625/50 Hz 1:1, 525/60 Hz 1:1,
625/100 Hz 2:1, 525/120 Hz 2:1.
Compatible horizontal effective pixels: 640 (525 line mode only), 720, 768
- Field-recursive noise reduction:
Noise detection and subtraction (with horizontal motion compensation)
Automatic noise reduction mode



- Double-speed conversion data interpolation:
 - 2-line linear filter (progressive, flicker-free)
 - Inter-field stationary compensation (progressive *with I/O phase control applied)
- Package:
 - 100 pin QFP (QFP100-P-1420-0.65-BK4)

BLOCK DIAGRAM

PIN CONFIGURATION (TOP VIEW)



PIN DESCRIPTIONS

No.	Symbol	I/O	Pad Remarks	Pin Description
1	V _{DD}	—	IO&CORE	Power supply 3.3 V
2	N.C.	—		Unused pin
3	N.C.	—		Unused pin
4	V _{SS}	—	IO&CORE	Ground
5	SDA	I/O	Schmitt(IN)/ OpenDrain(OUT)	I ² C-bus data pin
6	SCL	I	Schmitt	I ² C-bus clock pin
7	SLA1	I	pull-down 50k	Slave address setting pin
8	SLA2	I	pull-down 50k	Slave address setting pin
9	YI7	I		Luminance signal input pin bit 7 (MSB)
10	YI6	I		Luminance signal input pin bit 6
11	YI5	I		Luminance signal input pin bit 5
12	YI4	I		Luminance signal input pin bit 4
13	YI3	I		Luminance signal input pin bit 3
14	YI2	I		Luminance signal input pin bit 2
15	YI1	I		Luminance signal input pin bit 1
16	YI0	I		Luminance signal input pin bit 0 (LSB)
17	V _{DD}	—	IO&CORE	Power supply 3.3 V
18	ICLK	I		Input system clock pin
19	V _{SS}	—	IO&CORE	Ground
20	CI7	I	pull-down 50k	Color difference signal input pin bit 7 (MSB)
21	CI6	I	pull-down 50k	Color difference signal input pin bit 6
22	CI5	I	pull-down 50k	Color difference signal input pin bit 5
23	CI4	I	pull-down 50k	Color difference signal input pin bit 4
24	CI3	I	pull-down 50k	Color difference signal input pin bit 3
25	CI2	I	pull-down 50k	Color difference signal input pin bit 2
26	CI1	I	pull-down 50k	Color difference signal input pin bit 1
27	CI0	I	pull-down 50k	Color difference signal input pin bit 0 (LSB)
28	N.C.	—		Unused pin
29	N.C.	—		Unused pin
30	V _{DD}	—	IO&CORE	Power supply 3.3 V
31	V _{SS}	—	IO&CORE	Ground
32	IVS	I	Schmitt pull-down 50k	Input system vertical sync signal input pin
33	IHS	I	Schmitt pull-down 50k	Input system horizontal sync signal input pin
34	MODE0	I	pull-down 50k	Mode setting pin – bit 0
35	MODE1	I	pull-down 50k	Mode setting pin – bit 1
36	MODE2	I	pull-down 50k	Mode setting pin – bit 2
37	MODE3	I	pull-down 50k	Mode setting pin – bit 3
38	CLKO	O		Clock output (I ² C-bus control possible)
39	V _{DD}	—	IO&CORE	Power supply 3.3 V
40	V _{SS}	—	IO&CORE	Ground
41	N.C.	—		Unused pin

No.	Symbol	I/O	Pad Remarks	Pin Description
42	V _{DD}	—	IO&CORE	Power supply 3.3 V
43	TEST7	I	pull-down 50k	Test input pin
44	N.C.	—		Unused pin
45	SSG	I	pull-down 50k	Internally generated sync signal mode setting pin
46	INT	I	pull-down 50k	Output system sync signal input/output select setting pin 0: OVS, OHS input mode 1: OVS, OHS internally generated output mode
47	OHS	I/O	Schmitt(IN) pull-down 50k	Output system horizontal sync signal input/output pin
48	OVS	I/O	Schmitt(IN) pull-down 50k	Output system vertical sync signal input/output pin
49	HREF	O		Data output horizontal reference signal output pin
50	V _{SS}	—	IO&CORE	Ground
51	V _{DD}	—	IO only	Power supply 3.3 V
52	CO0	O		Color difference signal output pin – bit 0 (LSB)
53	CO1	O		Color difference signal output pin – bit 1
54	CO2	O		Color difference signal output pin – bit 2
55	CO3	O		Color difference signal output pin – bit 3
56	V _{SS}	—	IO only	Ground
57	CO4	O		Color difference signal output pin – bit 4
58	CO5	O		Color difference signal output pin – bit 5
59	CO6	O		Color difference signal output pin – bit 6
60	CO7	O		Color difference signal output pin – bit 7(MSB)
61	V _{DD}	—	IO only	Power supply 3.3 V
62	OCLK	I		Output system clock pin
63	V _{SS}	—	IO only	Ground
64	YO0	O		Luminance signal output pin – bit 0 (LSB)
65	YO1	O		Luminance signal output pin – bit 1
66	YO2	O		Luminance signal output pin – bit 2
67	YO3	O		Luminance signal output pin – bit 3
68	V _{DD}	—	IO only	Power supply 3.3 V
69	YO4	O		Luminance signal output pin – bit 4
70	YO5	O		Luminance signal output pin – bit 5
71	YO6	O		Luminance signal output pin – bit 6
72	YO7	O		Luminance signal output pin – bit 7 (MSB)
73	V _{SS}	—	IO only	Ground
74	N.C.	—		Unused pin
75	N.C.	—		Unused pin
76	N.C.	—		Unused pin
77	N.C.	—		Unused pin
78	N.C.	—		Unused pin
79	RESET	I	Schmitt	System reset input pin (0 active) 0: System reset 1: Normal operation Apply ICLK cycle one and more time during “0” level after VDD voltage has reached the specified level in System reset operation.

No.	Symbol	I/O	Pad Remarks	Pin Description
80	V _{DD}	—	IO&CORE	Power supply 3.3 V
81	V _{SS}	—	IO&CORE	Ground
82	N.C.	—		Unused pin
83	N.C.	—		Unused pin
84	OE	I	pull-down 50k	Output enable input pin 0: data disable 1: data enable *Set to "1" during normal use.
85	N.C.	—		Unused pin
86	N.C.	—		Unused pin
87	N.C.	—		Unused pin
88	N.C.	—		Unused pin
89	TEST5	I	pull-down 50k	Test input pin – bit 5 (0: normal operation, 1: test mode)
90	V _{DD}	—	IO&CORE	Power supply 3.3 V
91	TEST4	I	pull-down 50k	Test input pin – bit 4 (0: normal operation, 1: test mode)
92	TEST3	I	pull-down 50k	Test input pin – bit 3 (0: normal operation, 1: test mode)
93	TEST2	I	pull-down 50k	Test input pin – bit 2 (0: normal operation, 1: test mode)
94	TEST1	I	pull-down 50k	Test input pin – bit 1 (0: normal operation, 1: test mode)
95	N.C.	—		Unused pin
96	N.C.	—		Unused pin
97	TEST6	I	pull-down 50k	Test input pin – bit 6 (0: normal operation, 1: test mode)
98	MTEST	I	pull-down 50k	Memory test input pin – bit 2 (0: normal operation, 1: test mode)
99	SELF	I	pull-down 50k	SELF REFRESH (0: stop, 1: Normal operation)
100	V _{SS}	—	IO&CORE	Ground

Notes: Keep the test mode pins set to 0 or leave them open.

ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V_{DD}	$T_a = 25^{\circ}\text{C}$	-0.3 to 4.6	V
Input pin voltage	V_i	$T_a = 25^{\circ}\text{C}$	-0.3 to 7.0	V
Output pin short-circuit current	I_{OS}	$T_a = 25^{\circ}\text{C}$	50	mA
Power dissipation	P_D	$T_a = 25^{\circ}\text{C}$	1	W
Operating temperature	T_{opr}	—	0 to 70	$^{\circ}\text{C}$
Storage temperature	T_{stg}	—	-50 to 150	$^{\circ}\text{C}$

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	V_{DD}	3.0	3.3	3.6	V
Power supply voltage	V_{SS}	0	0	0	V
Operating temperature	T_a	0	—	70	$^{\circ}\text{C}$

Pin Capacitance $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, f = 1 \text{ MHz}, T_a = 25^{\circ}\text{C})$

Parameter	Symbol	Min.	Max.	Unit
Input capacitance	C_i	—	10	pF
Input/output capacitance (OVS, OHS)	C_{io1}	—	10	pF
Input/output capacitance (SDA)	C_{io2}	—	10	pF
Output capacitance	C_o	—	10	pF

DC Characteristics

(Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
H level input voltage	V_{IH}	—	2.0	5.5	V
L level input voltage	V_{IL}	—	-0.3	0.8	V
Schmitt trigger threshold voltage (SDA, SCL, IVS, IHS, OVS, OHS, $\overline{\text{RESET}}$)	V_{t+}	—	—	2.0	V
Schmitt trigger threshold voltage (SDA, SCL, IVS, IHS, OVS, OHS, $\overline{\text{RESET}}$)	V_{t-}	—	0.8	—	V
Hysteresis voltage width	V_h	—	0.1	—	V
H level input current (pull-down)	I_{IH}	50 k Ω Pull Down	20	200	μA
Input leakage current	I_{IL}	TTL	-10	10	μA
H level output voltage (other than SDA)	V_{OH}	$I_{OH} = -4 \text{ mA}$	2.4	V_{DD}	V
L level output voltage (other than SDA)	V_{OL}	$I_{OL} = 4 \text{ mA}$	0	0.4	V
L level output voltage (N-Ch.OD) (SDA)	V_{OOL}	$I_{OL} = 4 \text{ mA}$	0	0.4	V
Output leakage current	I_{OL}	$0 \leq V_{out} \leq V_{DD}$ Output disabled	-10	10	μA
Supply current (during operation)	I_{DD1}	ICLK: 29.5 MHz OCLK: 29.5 MHz Output disabled	—	120	mA
Supply current (during standby)	I_{DD2}	Input pin = V_{IL}	—	5	mA

AC Characteristics

(Ta = 0 to 70°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
ICLK clock cycle time	t_{ICLK}	—	33	—	ns
ICLK clock duty ratio	dt_{ICLK}	—	40	60	%
ICLK system input set-up time	t_{ISU}	—	5	—	ns
ICLK system input hold time	t_{IIH}	—	3	—	ns
OCLK clock cycle time	t_{OCLK}	—	33	—	ns
OCLK clock duty ratio	dt_{OCLK}	—	40	60	%
OCLK system input set-up time	t_{OISU}	—	5	—	ns
OCLK system input hold time	t_{OIH}	—	3	—	ns
OCLK system output delay time	t_{OOD}	$C_L = 30 \text{ pF}$	5	25	ns
CLKO delay time	t_{CKD}	$C_L = 30 \text{ pF}$	4	20	ns
Data through time	t_{DIDO}	$C_L = 20 \text{ pF}$	5	20	ns

*1: () indicates the input internal system clock cycle.

Note 1: Measurement conditions

Output comparison level: $V_{OH} = 1.5 \text{ V}$, $V_{OL} = 1.5 \text{ V}$ Input voltage level: $V_{IH} = 3.0 \text{ V}$, $V_{IL} = 0.0 \text{ V}$

Note 2: .When writing input data to the memory, compensation is applied from the second input system vertical synchronization signal when V_{DD} reaches 3.0 V after the power is turned on, and when $\overline{\text{RESET}} = 1$. (Due to memory initialization, the first data for the first field is not compensated.)

Note 3: .When reading output data from the memory, compensation is applied from the second output system vertical synchronization signal when V_{DD} reaches 3.0 V after the power is turned on, and when $\overline{\text{RESET}} = 1$. (Due to memory initialization, the first data for the first field is not compensated.)


CIRCUIT APPLICATION EXAMPLE

Application Example 1

Mode setting: Open

Slave address: 1011100

Input format: 16-bit YCbCr (Register setting: DISEL = 0, R656 = 0)




Application Example 2

Mode setting: Open


Slave address: 1011100

Input format: ITU-R BT656 (Register setting: DISEL = 0, R656 = 1)



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The QFP is a surface mount type package, which is very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
PEDL87V2103DIGEST-01	Jan.20, 2003	–	–	Preliminary edition 1

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.