



**CYD01S18V/CYD02S18V
CYD04S18V/CYD09S18V**

**FLEx18™ 3.3V 64K/128K/256K/512K x 18
Synchronous Dual-Port RAM**

Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Organization of 1 Mbit, 2 Mbits, 4 Mbits and 9 Mbits devices
- Pipelined output mode allows fast operation
- 0.18-micron CMOS for optimum speed and power
- High-speed clock to data access
- 3.3V low power
 - Active as low as 225 mA (typ)
 - Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 256-ball FBGA (1 mm pitch)
- Counter wrap-around control
 - Internal mask register controls counter wrap-around
 - Counter-interrupt flags to indicate wrap-around
 - Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion
- Seamless migration to next-generation dual-port family

Functional Description

The FLEx18™ family includes 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on $\overline{CE0}$ or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

The CYD09S18V device in this family has limited features. Please see Address Counter and Mask Register Operations on page 5 for details.


Seamless Migration to Next Generation Dual Port Family

Cypress offers a migration path for all devices in this family to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details.

Table 1. Product Selection Guide

Density	1 Mbit (64K x 18)	2 Mbit (128K x 18)	4 Mbit (256K x 18)	9 Mbit (512K x 18)
Part Number	CYD01S18V	CYD02S18V	CYD04S18V	CYD09S18V
Max. Speed (MHz)	167	167	167	133
Max. Access Time – Clock to Data (ns)	4.0	4.0	4.0	4.7
Typical operating current (mA)	225	225	225	270
Package	256FBGA (17 mm x 17 mm)	256FBGA (17 mm x 17 mm)	256FBGA (17 mm x 17 mm)	256FBGA (17 mm x 17 mm)



Logic Block Diagram^[1]

Note:

1. CYD01S18V has 16 address bits, CYD02S18V has 17 address bits, CY04S18V has 18 address bits and CYD09S18V has 19 address bits.



Pin Configurations

**256-ball BGA Top View
CYD01S18V/CYD02S18V
CYD04S18V/CYD09S18V**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	NC	NC	NC	DQ17 _L	DQ16 _L	DQ13 _L	DQ12 _L	DQ9 _L	DQ9 _R	DQ12 _R	DQ13 _R	DQ16 _R	DQ17 _R	NC	NC	NC
B	NC	NC	NC	NC	DQ15 _L	DQ14 _L	DQ11 _L	DQ10 _L	DQ10 _R	DQ11 _R	DQ14 _R	DQ15 _R	NC	NC	NC	NC
C	NC	NC	$\overline{\text{RET}}_{[2,3]L}$	$\overline{\text{INT}}_L$	NC [2,5]	NC [2,5]	REV _L [2,4]	$\overline{\text{TRST}}_{[2,5]}$	$\overline{\text{MRST}}$	NC [2,5]	NC [2,5]	NC [2,5]	$\overline{\text{INT}}_R$	$\overline{\text{RET}}_{[2,3]R}$	NC	NC
D	A0 _L	A1 _L	$\overline{\text{WRP}}_{[2,3]L}$	VREF _L [2,4]	$\overline{\text{FTSEL}}_{[2,3]}$	$\overline{\text{LowSPD}}_{[2,4]}$	VSS	VTTL	VTTL	VSS	$\overline{\text{LowSPD}}_{[2,4]R}$	$\overline{\text{FTSEL}}_{[2,3]R}$	VREF _R [2,4]	$\overline{\text{WRP}}_{[2,3]R}$	A1 _R	A0 _R
E	A2 _L	A3 _L	$\overline{\text{CE0}}_{[10]L}$	CE1 _L [9]	VDDIO _L	VDDIO _L	VDDIO _L	VCORE	VCORE	VDDIO _R	VDDIO _R	VDDIO _R	CE1 _R [9]	$\overline{\text{CE0}}_{[10]R}$	A3 _R	A2 _R
F	A4 _L	A5 _L	$\overline{\text{CNTINT}}_{[11]L}$	NC	VDDIO _L	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO _R	NC	$\overline{\text{CNTINT}}_{[11]R}$	A5 _R	A4 _R
G	A6 _L	A7 _L	$\overline{\text{BUSY}}_{[2,5]L}$	NC	REV _L [2,3]	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO _R	NC	$\overline{\text{BUSY}}_{[2,5]R}$	A7 _R	A6 _R
H	A8 _L	A9 _L	C _L	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	C _R	A9 _R	A8 _R
J	A10 _L	A11 _L	VSS	PortSTD1 _L [2,4]	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	PortSTD1 _R [2,4]	VSS	A11 _R	A10 _R
K	A12 _L	A13 _L	$\overline{\text{OE}}_L$	$\overline{\text{BE}}_L$	VDDIO _L	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO _R	$\overline{\text{BE}}_R$	$\overline{\text{OE}}_R$	A13 _R	A12 _R
L	A14 _L	A15 _L	$\overline{\text{ADS}}_{[10]L}$	$\overline{\text{BE}}_L$	VDDIO _L	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO _R	$\overline{\text{BE}}_R$	$\overline{\text{ADS}}_{[10]R}$	A15 _R	A14 _R
M	A16 _L [6]	A17 _L [7]	$\overline{\text{RW}}_L$	REV _L [2,4]	VDDIO _L	VDDIO _L	VDDIO _L	VCORE	VCORE	VDDIO _R	VDDIO _R	VDDIO _R	REV _R [2,4]	$\overline{\text{RW}}_R$	A17 _R [7]	A16 _R [6]
N	A18 _L [8]	NC	$\overline{\text{CNT/MSK}}_{[9]L}$	VREF _L [2,4]	PortSTD0 _L [2,4]	$\overline{\text{READY}}_{[2,5]L}$	REV _L [2,3]	VTTL	VTTL	REV _R [2,3]	$\overline{\text{READY}}_{[2,5]R}$	PortSTD0 _R [2,4]	VREF _R [2,4]	$\overline{\text{CNT/MSK}}_{[9]R}$	NC	A18 _R [8]
P	NC	NC	$\overline{\text{CNTEN}}_{[10]L}$	$\overline{\text{CNTRST}}_{[9]L}$	NC [2,5]	NC [2,5]	TCK	TMS	TDO	TDI	NC [2,5]	NC [2,5]	$\overline{\text{CNTRST}}_{[9]R}$	$\overline{\text{CNTEN}}_{[10]R}$	NC	NC
R	NC	NC	NC	NC	DQ6 _L	DQ5 _L	DQ2 _L	DQ1 _L	DQ1 _R	DQ2 _R	DQ5 _R	DQ6 _R	NC	NC	NC	NC
T	NC	NC	NC	DQ8 _L	DQ7 _L	DQ4 _L	DQ3 _L	DQ0 _L	DQ0 _R	DQ3 _R	DQ4 _R	DQ7 _R	DQ8 _R	NC	NC	NC

Notes:

- This ball will represent a next generation FLEx18-E Dual-Port feature. For more information about this feature, contact Cypress Sales.
- Connect this ball to VDDIO. For more information about this next generation FLEx18-E Dual-Port feature contact Cypress Sales.
- Connect this ball to VSS. For more information about this next generation FLEx18-E Dual-Port feature, contact Cypress Sales.
- Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- Leave this ball unconnected for a 64K x 18.
- Leave this ball unconnected for a 128K x 18 and 64K x 18.
- Leave this ball unconnected for a 256K x 18, 128K x 18 and 64K x 18.
- These balls are not applicable for CYD09S18V device. They need to be tied to VDDIO.
- These balls are not applicable for CYD09S18V device. They need to be tied to VSS.
- These balls are not applicable for CYD09S18V device. They need to be no connected.



Pin Definitions

Left Port	Right Port	Description
A _{0L} -A _{18L}	A _{0R} -A _{18R}	Address Inputs.
\overline{BE}_{0L} - \overline{BE}_{1L}	\overline{BE}_{0R} - \overline{BE}_{1R}	Byte Enable Inputs. Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.
\overline{BUSY}_L ^[2,5]	\overline{BUSY}_R ^[2,5]	Port Busy Output. When the collision is detected, a \overline{BUSY} is asserted.
C _L	C _R	Input Clock Signal.
\overline{CE}_{0L} ^[10]	\overline{CE}_{0R} ^[10]	Active Low Chip Enable Input.
CE _{1L} ^[9]	CE _{1R} ^[9]	Active High Chip Enable Input.
DQ _{0L} -DQ _{17L}	DQ _{0R} -DQ _{17R}	Data Bus Input/Output.
\overline{OE}_L	\overline{OE}_R	Output Enable Input. This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.
\overline{INT}_L	\overline{INT}_R	Mailbox Interrupt Flag Output. The mailbox permits communications between ports. The upper two memory locations can be used for message passing. \overline{INT}_L is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.
\overline{LowSPD}_L ^[2,4]	\overline{LowSPD}_R ^[2,4]	Port Low Speed Select Input. When operating at less than 100 MHz, the \overline{LowSPD} disables the port DLL.
PORTSTD[1:0] _L ^[2,4]	PORTSTD[1:0] _R ^[2,4]	Port Address/Control/Data I/O Standard Select Input.
R/W _L	R/W _R	Read/Write Enable Input. Assert this pin LOW to write to, or HIGH to read from the dual-port memory array.
\overline{READY}_L ^[2,5]	\overline{READY}_R ^[2,5]	Port Ready Output. This signal will be asserted when a port is ready for normal operation.
CNT/MSK _L ^[9]	CNT/MSK _R ^[9]	Port Counter/Mask Select Input. Counter control input.
\overline{ADS}_L ^[10]	\overline{ADS}_R ^[10]	Port Counter Address Load Strobe Input. Counter control input.
\overline{CNTEN}_L ^[10]	\overline{CNTEN}_R ^[10]	Port Counter Enable Input. Counter control input.
\overline{CNTRST}_L ^[9]	\overline{CNTRST}_R ^[9]	Port Counter Reset Input. Counter control input.
\overline{CNTINT}_L ^[11]	\overline{CNTINT}_R ^[11]	Port Counter Interrupt Output. This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s".
WRP _L ^[2,3]	WRP _R ^[2,3]	Port Counter Wrap Input. After the burst counter reaches the maximum count, if WRP is low, the unmasked counter bits will be set to 0. If high, the counter will be loaded with the value stored in the mirror register.
\overline{RET}_L ^[2,3]	\overline{RET}_R ^[2,3]	Port Counter Retransmit Input. Counter control input.
\overline{FTSEL}_L ^[2,3]	\overline{FTSEL}_R ^[2,3]	Flow-Through Mode Select Input.
VREF _L ^[2,4]	VREF _R ^[2,4]	Port External High-Speed IO Reference Input.
VDDIO _L	VDDIO _R	Port IO Power Supply.
REV _L ^[2,4]	REV _R ^[2,4]	Reserved pins for future features.
\overline{MRST}		Master Reset Input. \overline{MRST} is an asynchronous input signal and affects both ports. A master reset operation is required at power-up.
TRST ^[2,5]		JTAG Reset Input.
TMS		JTAG Test Mode Select Input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.
TDI		JTAG Test Data Input. Data on the TDI input will be shifted serially into selected registers.
TCK		JTAG Test Clock Input.
TDO		JTAG Test Data Output. TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.



Pin Definitions (continued)

Left Port	Right Port	Description
V _{SS}		Ground Inputs.
V _{CORE} ^[12]		Core Power Supply.
V _{TTL}		LVTTL Power Supply.

Master Reset

The FLEx18 family devices undergo a complete reset by taking its MRST input LOW. The MRST input can switch asynchronously to the clocks. The MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). The MRST also forces the Mailbox Interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. The MRST must be performed on the FLEx18 family devices after power-up.

Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table shows the interrupt operation for both ports of CYD09S18V. The highest memory location, 7FFFF is the mailbox for the right port and 7FFFE is the mailbox for the left port. Table shows that in order to set the INT_R flag, a Write operation by the left port to address 7FFFF will assert INT_R LOW. At least one byte has to be active for a Write to generate an interrupt. A valid Read of the 7FFFF location by the right port will reset INT_R HIGH. At least one byte has to be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW. The INT is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port).

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

Address Counter and Mask Register Operations

This section describes the features only apply to 1-Mbit, 2-Mbit, and 4-Mbit devices. It does not apply to a 9-Mbit device. Each port of these devices has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.^[17]

The counter register contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.

The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead of one.

The mirror register is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Table 3 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 3 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

Table 2. Interrupt Operation Example^[1, 13, 14, 15, 16]

Function	Left Port				Right Port			
	R/W _L	CE _L	A _{0L-18L}	INT _L	R/W _R	CE _R	A _{0R-18R}	INT _R
Set Right INT _R Flag	L	L	7FFFF	X	X	X	X	L
Reset Right INT _R Flag	X	X	X	X	H	L	7FFFF	H
Set Left INT _L Flag	X	X	X	L	L	L	7FFFE	X
Reset Left INT _L Flag	H	L	7FFFE	H	X	X	X	X

Notes:

- 12. This family of Dual-Ports does not use V_{CORE}, and these pins are internally NC. The next generation Dual-Port family, the FLEx18-E™, will use V_{CORE} of 1.5V or 1.8V. Please contact local Cypress FAE for more information.
- 13. CE is internal signal. CE = LOW if CE₀ = LOW and CE₁ = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.
- 14. OE is "Don't Care" for mailbox operation.
- 15. At least one of BE0, BE1 must be LOW.
- 16. A18x is a NC for CYD04S18V, therefore the Interrupt Addresses are 3FFFF and 3FFFE. A18x and A17x are NC for CYD02S18V, therefore the Interrupt addresses are 1FFFF and 1FFFE; A18x, A17x and A16x are NC for CYD01S18V, therefore the Interrupt Addresses are FFFF and FFFE.
- 17. This section describes the CYD04S18V, CYD02S18V, CYD01S18V 18, 17, and 16 address bits.



Table 3. Address Counter and Counter-Mask Register Control Operation (Any Port) ^[18, 19]

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
X	L	X	X	X	X	Master Reset	Reset address counter to all 0s and mask register to all 1s.
	H	H	L	X	X	Counter Reset	Reset counter unmasked portion to all 0s.
	H	H	H	L	L	Counter Load	Load counter with external address value presented on address lines.
	H	H	H	L	H	Counter Readback	Read out counter internal value on address lines.
	H	H	H	H	L	Counter Increment	Internally increment address counter value.
	H	H	H	H	H	Counter Hold	Constantly hold the address value for multiple clock cycles.
	H	L	L	X	X	Mask Reset	Reset mask register to all 1s.
	H	L	H	L	L	Mask Load	Load mask register with value presented on the address lines.
	H	L	H	L	H	Mask Readback	Read out mask register value on address lines.
	H	L	H	H	X	Reserved	Operation undefined

Counter enable ($\overline{\text{CNTEN}}$) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap.

Counter Reset Operation

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset ($\overline{\text{MRST}}$).

Counter Load Operation

The address counter and mirror registers are both loaded with the address value presented at the address lines.

Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2

if it is masked. If all unmasked bits are "1," the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag ($\overline{\text{CNTINT}}$) is asserted.

The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting CNTINT to CNTRST.^[20] An increment that results in one or more of the unmasked bits of the counter being "0" will deassert the counter interrupt flag. The example in Figure 2 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is 3FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. $\overline{\text{CNTINT}}$ is issued when the counter reaches its maximum value.

Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

Notes:

18. "X" = "Don't Care," "H" = HIGH, "L" = LOW.

19. Counter operation and mask register operation is independent of chip enables.

20. CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.

Counter Interrupt

The counter interrupt ($\overline{\text{CNTINT}}$) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all “1s.” It is deasserted HIGH when an Increment operation results in any other value. It is also deasserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be valid $t_{\text{CA}2}$ after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal “mirror register” is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this “mirror register.” If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the “mirror register.” Thus, the repeated access of the same data is allowed without the need for any external logic.

Mask Reset Operation

The mask register is reset to all “1s,” which unmask every bit of the counter. Master reset (MRST) also resets the mask register to all “1s.”

Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form $2^n - 1$ or $2^n - 2$. From the most significant bit to the least significant bit, permitted values have zero or more “0s,” one or more “1s,” or one “0.” Thus 3FFFF, 003FE, and 00001 are permitted values, but 3F0FF, 003FC, and 00000 are not.

Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid $t_{\text{CM}2}$ after the next rising edge of the port's clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. *Figure 1* shows a block diagram of the operation.

Counting by Two

When the least significant bit of the mask register is “0,” the counter increments by two. This may be used to connect the x18 devices as a 36-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 36-bit data in even memory locations, and the other half in odd memory locations.






Figure 1. Counter, Mask, and Mirror Logic Block Diagram^[1]




Figure 2. Programmable Counter-Mask Register Operation^[1, 21]

IEEE 1149.1 Serial Boundary Scan (JTAG)^[22]

The FLEx18 family devices incorporate an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

Performing a TAP Reset

A reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This reset does not affect the operation of the devices, and may be performed while the device is operating. An \overline{MRST} must be performed on the devices after power-up.

Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the devices in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

Notes:


21. The "X" in this diagram represents the counter upper bits.

22. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.

Boundary Scan Hierarchy for 9-Mbit Device

Internally, the CYD09S18V have two DIEs. Each DIE contains all the circuitry required to support boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuitry and operation of the DIE boundary scan are described in detail below. The scan chain of each DIEs are connected serially to form the scan chain of the CYD09S18V as shown in Figure 3. TMS and TCK are connected in parallel to each DIE to drive all TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the others.

Each pin of the FLEx18 9-Mb device is typically connected to two DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSD file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment. Further information can be found in the Cypress application note *Using JTAG Boundary Scan For System In a Package (SIP) Dual-Port SRAMs*.


Figure 3. Scan Chain for 9-Mbit Device
Table 4. Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0h	Reserved for version number.
Cypress Device ID (27:12)	C090h	Defines Cypress part number for CYD04S18V and CYD09S18V DIE
	C091h	Defines Cypress part number for CYD02S18V
	C093h	Defines Cypress part number for CYD01S18V
Cypress JEDEC ID (11:1)	034h	Allows unique identification of the DP family device vendor.
ID Register Presence (0)	1	Indicates the presence of an ID register.

Table 5. Scan Register Sizes

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n ^[23]

Table 6. Instruction Identification Codes

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO.
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above.

Note:

23. See details in the device BSDL file.



CYD01S18V/CYD02S18V CYD04S18V/CYD09S18V

Maximum Ratings^[24]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C
 Ambient Temperature with
 Power Applied.....-55°C to +125°C
 Supply Voltage to Ground Potential -0.5V to +4.6V
 DC Voltage Applied to
 Outputs in High-Z State.....-0.5V to $V_{DD} + 0.5V$
 DC Input Voltage.....-0.5V to $V_{DD} + 0.5V$ ^[25]

Output Current into Outputs (LOW)..... 20 mA
 Static Discharge Voltage..... > 2000V
 (JEDEC JESD22-A114-2000B)
 Latch-up Current..... > 200 mA

Operating Range

Range	Ambient Temperature	V_{DDIO}/V_{TTL}	V_{CORE} ^[12]
Commercial	0°C to +70°C	3.3V±165 mV	1.8V±100 mV
Industrial	-40°C to +85°C	3.3V±165 mV	1.8V±100 mV

Electrical Characteristics Over the Operating Range

Parameter	Description	-167			-133			-100			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{OH}	Output HIGH Voltage ($V_{DD} = \text{Min.}$, $I_{OH} = -4.0 \text{ mA}$)	2.4			2.4			2.4			V
V_{OL}	Output LOW Voltage ($V_{DD} = \text{Min.}$, $I_{OL} = +4.0 \text{ mA}$)			0.4			0.4			0.4	V
V_{IH}	Input HIGH Voltage	2.0			2.0			2.0			V
V_{IL}	Input LOW Voltage			0.8			0.8			0.8	V
I_{OZ}	Output Leakage Current	-10		10	-10		10	-10		10	µA
I_{IX1}	Input Leakage Current Except TDI, TMS, MRST	-10		10	-10		10	-10		10	µA
I_{IX2}	Input Leakage Current TDI, TMS, MRST	-1.0		0.1	-1.0		0.1	-1.0		0.1	mA
I_{CC}	Operating Current for ($V_{DD} = \text{Max.}$, $I_{OUT} = 0 \text{ mA}$), Outputs Disabled		225	300		225	300				mA
						270	400		200	310	mA
I_{SB1} ^[26]	Standby Current (Both Ports TTL Level) CE_L and $CE_R \geq V_{IH}$, $f = f_{MAX}$		90	115		90	115				mA
I_{SB2} ^[26]	Standby Current (One Port TTL Level) $CE_L CE_R \geq V_{IH}$, $f = f_{MAX}$		160	210		160	210				mA
I_{SB3} ^[26]	Standby Current (Both Ports CMOS Level) CE_L and $CE_R \geq V_{DD} - 0.2V$, $f = 0$		55	75		55	75				mA
I_{SB4} ^[26]	Standby Current (One Port CMOS Level) $CE_L CE_R \geq V_{IH}$, $f = f_{MAX}$		160	210		160	210				mA
I_{SB5}	Operating Current ($V_{DDIO} = \text{Max.}$, $I_{OUT} = 0 \text{ mA}$, $f = 0$) Outputs Disabled						75			75	mA
I_{CORE} ^[12]	Core Operating Current for ($V_{DD} = \text{Max.}$, $I_{OUT} = 0 \text{ mA}$), Outputs Disabled		0	0		0	0		0	0	mA

Capacitance^[27]

Part Number	Parameter	Description	Test Conditions	Max.	Unit
CYD01S18V CYD02S18V CYD04S18V	C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{DD} = 3.3V$	13	pF
	C_{OUT}	Output Capacitance		10	pF
CYD09S18V	C_{IN}	Input Capacitance		22	pF
	C_{OUT}	Output Capacitance		20	pF



Notes:

24. The voltage on any input or I/O pin can not exceed the power pin during power-up.

25. Pulse width < 20 ns.

26. I_{SB1} , I_{SB2} , I_{SB3} and I_{SB4} are not applicable for CYD09S18V because it can not be powered down by using chip enable pins.

27. C_{OUT} also references $C_{I/O}$

AC Test Load and Waveforms

Switching Characteristics Over the Operating Range

Parameter	Description	-167		-133				-100		Unit
		CYD01S18V CYD02S18V CYD04S18V		CYD01S18V CYD02S18V CYD04S18V		CYD09S18V		CYD09S18V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX2}	Maximum Operating Frequency		167		133		133		100	MHz
t _{CYC2}	Clock Cycle Time	6.0		7.5		7.5		10		ns
t _{CH2}	Clock HIGH Time	2.7		3.0		3.0		4.0		ns
t _{CL2}	Clock LOW Time	2.7		3.0		3.0		4.0		ns
t _R ^[28]	Clock Rise Time		2.0		2.0		2.0		3.0	ns
t _F ^[28]	Clock Fall Time		2.0		2.0		2.0		3.0	ns
t _{SA}	Address Set-up Time	2.3		2.5		2.5		3.0		ns
t _{HA}	Address Hold Time	0.6		0.6		0.6		0.6		ns
t _{SB}	Byte Select Set-up Time	2.3		2.5		2.5		3.0		ns
t _{HB}	Byte Select Hold Time	0.6		0.6		0.6		0.6		ns
t _{SC}	Chip Enable Set-up Time	2.3		2.5		NA		NA		ns
t _{HC}	Chip Enable Hold Time	0.6		0.6		NA		NA		ns
t _{SW}	R/W Set-up Time	2.3		2.5		2.5		3.0		ns
t _{HW}	R/W Hold Time	0.6		0.6		0.6		0.6		ns
t _{SD}	Input Data Set-up Time	2.3		2.5		2.5		3.0		ns
t _{HD}	Input Data Hold Time	0.6		0.6		0.6		0.6		ns
t _{SAD}	ADS Set-up Time	2.3		2.5		NA		NA		ns
t _{HAD}	ADS Hold Time	0.6		0.6		NA		NA		ns
t _{SCN}	CNTEN Set-up Time	2.3		2.5		NA		NA		ns
t _{HCN}	CNTEN Hold Time	0.6		0.6		NA		NA		ns
t _{SRST}	CNTRST Set-up Time	2.3		2.5		NA		NA		ns
t _{HRST}	CNTRST Hold Time	0.6		0.6		NA		NA		ns
t _{SCM}	CNT/MSK Set-up Time	2.3		2.5		NA		NA		ns
t _{HCM}	CNT/MSK Hold Time	0.6		0.6		NA		NA		ns
t _{OE}	Output Enable to Data Valid		4.0		4.4		4.7		5.0	ns
t _{OLZ} ^[29, 30]	OE to Low Z	0		0		0		0		ns

Notes:

28. Except JTAG signals (t_r and t_f < 10 ns [max.]).
 29. This parameter is guaranteed by design, but it is not production tested.
 30. Test conditions used are Load 2.




Switching Characteristics Over the Operating Range (continued)

Parameter	Description	-167		-133				-100		Unit
		CYD01S18V CYD02S18V CYD04S18V		CYD01S18V CYD02S18V CYD04S18V		CYD09S18V		CYD09S18V		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{OHZ} ^[29,30]	OE to High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t _{CD2}	Clock to Data Valid		4.0		4.4		4.7		5.0	ns
t _{CA2}	Clock to Counter Address Valid		4.0		4.4		NA		NA	ns
t _{CM2}	Clock to Mask Register Readback Valid		4.0		4.4		NA		NA	ns
t _{DC}	Data Output Hold After Clock HIGH	1.0		1.0		1.0		1.0		ns
t _{CKHZ} ^[29,30]	Clock HIGH to Output High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t _{CKLZ} ^[29,30]	Clock HIGH to Output Low Z	1.0	4.0	1.0	4.4	1.0	4.7	1.0	5.0	ns
t _{SINT}	Clock to INT Set Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t _{RINT}	Clock to INT Reset Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t _{SCINT}	Clock to CNTINT Set Time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
t _{RCINT}	Clock to CNTINT Reset time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
Port to Port Delays										
t _{CCS}	Clock to Clock Skew	5.2		6.0		6.0		8.0		ns
Master Reset Timing										
t _{RS}	Master Reset Pulse Width	5.0		5.0		5.0		5.0		cycles
t _{RS}	Master Reset Set-up Time	6.0		6.0		6.0		8.5		ns
t _{RSR}	Master Reset Recovery Time	5.0		5.0		5.0		5.0		cycles
t _{RSF}	Master Reset to Outputs Inactive		10.0		10.0		10.0		10.0	ns
t _{RSINT}	Master Reset to Counter and Mailbox Interrupt Flag Reset Time		10.0		10.0		NA		NA	ns


JTAG Timing and Switching Waveforms

Parameter	Description	CYD01S18V/CYD02S18V CYD04S18V/CYD09S18V		Unit
		Min.	Max.	
f _{JTAG}	Maximum JTAG TAP Controller Frequency		10	MHz
t _{TCYC}	TCK Clock Cycle Time	100		ns
t _{TH}	TCK Clock HIGH Time	40		ns
t _{TL}	TCK Clock LOW Time	40		ns
t _{TMSS}	TMS Set-up to TCK Clock Rise	10		ns
t _{TMSH}	TMS Hold After TCK Clock Rise	10		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	10		ns
t _{TDIH}	TDI Hold After TCK Clock Rise	10		ns
t _{TDOV}	TCK Clock LOW to TDO Valid		30	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns



Switching Waveforms


Master Reset







Switching Waveforms (continued)

Read Cycle^[13, 31, 32, 33, 34]



Notes:

31. \overline{OE} is asynchronously controlled; all other inputs (excluding \overline{MRST} and JTAG) are synchronous to the rising clock edge.
32. $ADS = CNTEN = LOW$, and $\overline{MRST} = \overline{CNRST} = CNT/MSK = HIGH$.
33. The output is disabled (high-impedance state) by $\overline{CE} = V_{IH}$ following the next rising edge of the clock.
34. Addresses do not have to be accessed sequentially since $ADS = CNTEN = V_{IL}$ with $CNT/MSK = V_{IH}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

Switching Waveforms (continued)
Bank Select Read^[35, 36]

Read-to-Write-to-Read ($\overline{OE} = \text{LOW}$)^[34, 37, 38, 39, 40]

Notes:

35. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLE_x18 device from this data sheet. ADDRESS_(B1) = ADDRESS_(B2).



36. $\overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE1} = \overline{OE} = \text{LOW}$; $\overline{MRST} = \overline{CNTRST} = \overline{CNT/MSK} = \text{HIGH}$.


37. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.


38. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.

39. $\overline{CE}_0 = \overline{OE} = \overline{BE0} - \overline{BE1} = \text{LOW}$; $\overline{CE}_1 = \overline{R/W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$.

40. $\overline{CE}_0 = \overline{BE0} - \overline{BE1} = \overline{R/W} = \text{LOW}$; $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$. When $\overline{R/W}$ first switches low, since $\overline{OE} = \text{LOW}$, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.

Switching Waveforms (continued)
Read-to-Write-to-Read (\overline{OE} Controlled)^[34, 37, 39, 40]

Read with Address Counter Advance^[39]



Switching Waveforms (continued)
Write with Address Counter Advance ^[40]


Switching Waveforms (continued)
Counter Reset^[41, 42]

Notes:

41. $\overline{CE}_0 = \overline{BE}_0 - \overline{BE}_1 = \text{LOW}$; $\overline{CE}_1 = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$.

42. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

43. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.


Switching Waveforms (continued)
Readback State of Address Counter or Mask Register^[44, 45, 46, 47]

Notes:

44. $\overline{CE}_0 = \overline{OE} = \overline{BE}_0 - \overline{BE}_1 = \text{LOW}$; $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$.

45. Address in output mode. Host must not be driving address bus after t_{CKLZ} in next clock cycle.

46. Address in input mode. Host can drive address bus after t_{CKHZ}.

47. An * is the internal value of the address counter (or the mask register depending on the CNT/ \overline{MSK} level) being Read out on the address lines.


Switching Waveforms (continued)
Left_Port (L_Port) Write to Right_Port (R_Port) Read^[48, 49, 50]

Notes:

48. $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \overline{BE0} - \overline{BE1} = \text{LOW}$; $CE_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$.
49. This timing is valid when one port is writing, and other port is reading the same location at the same time. If t_{CCS} is violated, indeterminate data will be Read out.
50. If $t_{CCS} <$ minimum specified value, then R_Port will Read the most recent data (written by L_Port) only ($2 * t_{CYC2} + t_{CD2}$) after the rising edge of R_Port's clock. If $t_{CCS} \geq$ minimum specified value, then R_Port will Read the most recent data (written by L_Port) ($t_{CYC2} + t_{CD2}$) after the rising edge of R_Port's clock.




Switching Waveforms (continued)

Counter Interrupt and Retransmit^[16, 43, 51, 52, 53, 54]



Notes:

51. $\overline{CE}_0 = \overline{OE} = \overline{BE}_0 - \overline{BE}_1 = \text{LOW}$; $CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = \text{HIGH}$.
52. \overline{CNTINT} is always driven.
53. \overline{CNTINT} goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
54. The mask register assumed to have the value of 3FFFh.

Switching Waveforms (continued)
MailBox Interrupt Timing [55, 56, 57, 58, 59]

Table 7. Read/Write and Enable Operation (Any Port) [1, 18, 60, 61, 62]

Inputs					Outputs	Operation
\overline{OE}	CLK	\overline{CE}_0	\overline{CE}_1	R/W	DQ ₀ – DQ ₁₇	
X		H	X	X	High-Z	Deselected
X		X	L	X	High-Z	Deselected
X		L	H	L	D _{IN}	Write
L		L	H	H	D _{OUT}	Read
H	X	L	H	X	High-Z	Outputs Disabled

Notes:

55. $\overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = \text{LOW}$; $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \text{HIGH}$.

56. Address "7FFFF" is the mailbox location for R_Port of the 9Mb device.

57. L_Port is configured for Write operation, and R_Port is configured for Read operation.

58. At least one byte enable ($\overline{BE}_0 - \overline{BE}_1$) is required to be active during interrupt operations.

59. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.

60. \overline{OE} is an asynchronous input signal.

61. When \overline{CE} changes state, deselection and Read happen after one cycle of latency.

62. $\overline{CE}_0 = \overline{OE} = \text{LOW}$; $\overline{CE}_1 = \text{R/W} = \text{HIGH}$.



Ordering Information

512K × 18 (9Mb) 3.3V Synchronous CYD09S18V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CYD09S18V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
100	CYD09S18V-100BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
	CYD09S18V-100BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Industrial

256K × 18 (4Mb) 3.3V Synchronous CYD04S36V Dual-Port SRAM


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD04S18V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
133	CYD04S18V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
	CYD04S18V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Industrial

128K × 18 (2Mb) 3.3V Synchronous CYD02S18V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD02S18V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
133	CYD02S18V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
	CYD02S18V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Industrial

64K × 18 (1Mb) 3.3V Synchronous CYD01S18V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD01S18V-167BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
133	CYD01S18V-133BBC	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Commercial
	CYD01S18V-133BBI	BB256	256-ball Grid Array 17 mm × 17 mm with 1.0 mm pitch (BGA)	Industrial

Package Diagram
256-Ball FBGA (17 x 17 mm) BB256


FLEx18 and FLEx18-E are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CYD01S18V/CYD02S18V/CYD04S18V/CYD09S18V FLE _x 18™ 3.3V 64K/128K/256K/512K x 18 Synchronous Dual-Port RAM				
Document Number: 38-06077				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	259671	See ECN	WWZ	New data sheet
*A	289711	See ECN	YDT	Change Pinout D10 from NC to VSS Changed tRSCNTINT to tRSINT Added tRSINT to the master reset timing diagram Added I _{SB5} and changed I _{IX2}
*B	327354	See ECN	AEQ	Change Pinout C10 from REV _R [2,4] to NC[2,5] Change Pinout G5 from VDDIO _L to REV _L [2,3]
*C	365320	See ECN	YDT	Added note for V _{CORE} Removed preliminary status