查询WED3DL328V8BI供应商

捷多邦,专业PCB打样工厂,24小时加急

WED3DL328V

WHITE ELECTRONIC DESIGNS

# 8Mx32 SDRAM

- 53% Space Savings vs. Monolithic Solution
- Reduced System Inductance and Capacitance
- Pinout and Footprint Compatible to SSRAM 119 BGA
- 3.3V Operating Supply Voltage
- Fully Synchronous to Positive Clock Edge
- Clock Frequencies of 133MHz, 125MHz and 100MHz
- Burst Operation
  - Sequential or Interleave
  - Burst Length = Programmable 1, 2, 4, 8 or Full Page
  - Burst Read and Write
  - Multiple Burst Read and Single Write
- Data Mask Control Per Byte
- Auto and Self Refresh
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 119 Pin BGA, JEDEC MO-163

#### PIN CONFIGURATION (TOP VIEW)

			(		•••			
	1	2	3	4	5	6	7	
Α	Vccq	NC	BA0	NC	A10	A7	Vccq	A
в	NC	NC	NC/A12*	CAS#	A11	NC	NC	В
С	NC	NC	BA1	Vcc	A9	A8	NC	С
D	DQc	NC	Vss	NC	Vss	NC	DQb	D
E	DQc	DQc	Vss	CE#	Vss	DQb	DQb	E
F	Vccq	DQc	Vss	RAS#	Vss	DQb	Vccq	F
G	DQc	DQc	DQMC	NC	DQMB	DQb	DQb	G
н	DQc	DQc	Vss	CKE	Vss	DQb	DQb	Н
J	Vccq	VCC	NC	Vcc	NC	Vcc	Vccq	J
к	DQd	DQd	Vss	СК	Vss	DQa	DQa	к
L	DQd	DQd	DQMD	NC	DQMA	DQa	DQa	L
м	Vccq	DQd	Vss	WE#	Vss	DQa	Vccq	м
N	DQd	DQd	Vss	A1	Vss	DQa	DQa	N
P	DQd	NC	Vss	A0	Vss	NC	DQa	Р
R	NC	A6	NC	Vcc	NC	A2	NC	R
0	KINC	PNet	🚄 A5	A4	A3	NC	NC	т
U	Voes	NC	NC 📔	NC	NC	NC	Vccq	U
- Or	df dzs	c.eor	n 3	4	5	6	7	

# DESCRIPTION

The WED3DL328V is an 8Mx32 Synchronous DRAM configured as 4x2Mx32. The SDRAM BGA is constructed with two 8Mx16 SDRAM die mounted on a multi-layer laminate substrate and packaged in a 119 lead, 14mm by 22mm, BGA.

The WED3DL328V is an ideal SDRAM wide I/O memory solution for all high performance, computer applications which include Network Processors, DSPs and Functional ASICs.


The WED3DL328V is available in clock speeds of 133MHz, 125MHz and 100MHz. The range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The package and design provides performance enhancements via a 50% reduction in capacitance vs. two monolithic devices. The design includes internal ground and power planes which reduces inductance on the ground and power pins allowing for improved decoupling and a reduction in system noise.

#### **PIN DESCRIPTION**

A0 – A11	Address Bus
BA0-1	Bank Select Addresses
DQ	Data Bus
CK	Clock
CKE	Clock Enable
DQM	Data Input/Output Mask
RAS#	Row Address Strobe
CAS#	Column Address Strobe
CE#	Chip Enable
Vcc	Power Supply pins, 3.3V
Vccq	Data Bus Power Supply pins,3.3V
Vss	Ground pins

\*NOTE: Pin B3 is designated as NC/A12. This pin is used for future density upgrades as address pin A12





### INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Туре	Signal	Polarity	Function
СК	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS# WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level	—	Selects which SDRAM bank is to be active.
A0-11, A10/AP	Input	Level	_	During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-8 defines the column address (CA0-8) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ	Input/Output	Level	_	Data Input/Output are multiplexed on the same pins
DQM	Input	Pulse	Mask	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write Active High mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
Vcc, Vss	Supply			Power and ground for the input buffers and the core logic.
Vccq	Supply			Isolated power and ground for the output buffers to improve noise immunity.

#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Min	Мах	Units
Power Supply Voltage	Vcc/Vccq	-1.0	+4.6	V
Input Voltage	VIN	-1.0	+4.6	V
Output Voltage	Vout	-1.0	+4.6	V
Operating Temperature	topr	-0	+70	°C
Storage Temperature	tsтg	-55	+125	°C
Power Dissipation	PD	_	1.5	W
Short Circuit Output Current	los	_	50	mA

\*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **RECOMMENDED DC OPERATING CONDITIONS**

(Voltage Referenced to:  $V_{SS} = 0V$ ,  $0^{\circ}C \le T_A \le 70^{\circ}C$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc/Vccq	3.0	3.3	3.6	V
Input High Voltage	Vih	2.0	3.0	Vcc +0.3	V
Input Low Voltage	VIL	-0.3	—	0.8	V
Output High Voltage (I <sub>OH</sub> = -2mA)	Voн	2.4	—	_	V
Output Low Voltage (IoL = 2mA)	Vol	-	_	0.4	V
Input Leakage Voltage	lı.	-5	_	5	μA
Output Leakage Voltage	lol	-5	_	5	μA

#### CAPACITANCE

(T<sub>A</sub> = 25°C, f = 1MH<sub>Z</sub>, V<sub>DD</sub> = 3.3V)

Parameter	Symbol	Мах	Unit
Input Capacitance	CI1	4	рF
Input/Output Capacitance (DQ)	Соит	5	рF

• White Electronic Designs \_\_\_\_\_

#### OPERATING CURRENT CHARACTERISTICS (Vcc = 3.6V)

Parameter	Symbol	Conditions	7	8	10	Units
Operating Current (One Bank Active) (1)	Icc1	Burst Length = 1, $t_{RC} \ge t_{RC}(min)$ , $I_{OL} = 0mA$	300	280	225	mA
Operating Current (Burst Mode) (1)	Icc4	Page Burst, 4 banks active, tccp = 2 clocks	340	290	240	mA
Precharge Standby Current in	ICC2P	$CKE \le VIL(max), tcc = 15ns$	2	2	2	mA
Power Down Mode	ICC2PS	CKE, CK ≤ VIL(max), tcc = ∞, Inputs Stable	2	2	2	mA
Precharge Standby Current in	ICC1N	CKE = V <sub>IH</sub> , t <sub>CC</sub> = 15ns Input Change one time every 30ns	100	100	100	mA
Non-Power Down Mode	Icc1NS	CKE ≥ V <sub>IH</sub> (min), t <sub>CC</sub> = ∞ No Input Change	70	70	70	mA
Precharge Standby Current in	Іссзр	$CKE \le V_{IL}(max), t_{CC} = 15ns$	12	12	12	mA
Power Down Mode	ICC3PS	CKE ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = ∞	12	12	12	mA
Active Standby Current in Non-Power Down Mode	Іссзи	CKE = V <sub>IH</sub> , t <sub>CC</sub> = 15ns Input Change one time every 30ns	60	60	60	mA
(One Bank Active)	Іссзия	CKE ≥ Viн(min), tcc = ∞, No Input Change	40	40	40	mA
Refresh Current (2)	Icc5	$t_{RC} \ge t_{RC}(min)$	440	420	420	mA
Self Refresh Current	Icc6	CKE ≤ 0.2V	3	3	3	mA

NOTES:

1. Measured with outputs open.

2. Refresh period is 64ms.



FIG. 2 MODE	REGIS	ЯΤΕ	R I	DE	FIN	ITION	
A11 A10 A9 │	A8 A7 A6 ↓ ↓ ↓ ▼ ♥ ♥	6 A5 ↓ ▼	<b>↓</b> ,	, I	A2 A	1 A0 Addre	ess Bus
<u> </u>	8   7   6	5 4	1/3	í	2/1		legister (Mx)
Reserved* WB O	Mode CAS	Latency	BT	Bu	rst Len	gth	
*Should program							
M11, M10 = "0, 0" to ensure compatibility						Burst	Length
with future devices.				M2 I	M1 M0	M3 = 0	M3 = 1
				0	0 0	1	1
				0	0 1	2	2
				0	1 0	4	4
				-	1 1	8	8
					0 0	Reserved	Reserved
					0 1	Reserved	Reserved
				1	1 0	Reserved	Reserved
				Ľ		Full Page	Reserved
			ļ				
			M3			Burst Type	
			0			Sequential	
			1			Interleaved	
				M6	M5 M4	CAS L	atency
				0	0 0	Rese	erved
				0	0 1	Rese	erved
				0	1 0	2	
				0	1 1	1	
	<u> </u>				0 0	Rese	
				1	0 1	Rese	
				1	1 1	Rese	
				<u> </u>			
	M8	M7	Me	6-M0	Op	erating Mode	
	0	0	De	fined		ndard Operation	
	-	-		-	All	other states reserv	red
		the Day					
M9		rite Burs					
0		mmed Bu		-			
						1	

#### **BURST DEFINITION**

Burst	Start	ing Co	lumn	Order of Access	es Within a Burst
Length	1	Addres	5	Type = Sequential	Type = Interleaved
			A0		
2			0	0-1	0-1
			1	1-0	1-0
		A1	A0		
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page (y)	age			Cn, Cn + 1, Cn + 2 Cn + 3, Cn + 4 Cn - 1, Cn	Not Supported

#### NOTES:

1. For full-page accesses: y = 2,048 (x4), y = 1,024 (x8), y = 512 (x16).

 For a burst length of two, A1-A9, A11 (x4), A1-A9 (x8) or A1-A8 (x16) select the blockof-two burst; A0 selects the starting column within the block.

 For a burst length of four, A2-A9, A11 (x4), A2-A9 (x8) or A2-A8 (x16) select the blockof-four burst; A0-A1 select the starting column within the block.

 For a burst length of eight, A3-A9, A11 (x4), A3-A9 (x8) or A3-A8 (x16) select the blockof-eight burst; A0-A2 select the starting column within the block.

5. For a full-page burst, the full row is selected and A0-A9, A11 (x4), A0-A9 (x8) or A0-A8 (x16) select the starting column.

6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

7. For a burst length of one, A0-A9, A11 (x4), A0-A9 (x8) or A0-A8 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.



			13	3MHz	12	5MHz	100MHz		Units
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Units
Clash Quela Time (1)	CL = 3	tcc	7	1000	8	1000	10	1000	
Clock Cycle Time (1)	CL = 2	tcc	7.5	1000	10	1000	12	1000	ns
Clock to valid Output delay (1,2)		tsac		5.4		6		7	ns
Output Data Hold Time (2)	tон	3		3		3		ns	
Clock HIGH Pulse Width (3)	tсн	2.5		3		3		ns	
Clock LOW Pulse Width (3)	tc∟	3		3		3		ns	
Input Setup Time (3)	tss	2		2		2		ns	
Input Hold Time (3)	tsн	1		1		1		ns	
CK to Output Low-Z (2)	tslz	1.0		1.0		1.0		ns	
CK to Output High-Z	tsнz		7		7		8	ns	
Row Active to Row Active Delay (4)		trrd	15		20		20		ns
RAS# to CAS# Delay (4)		trcd	15		20		20		ns
Row Precharge Time (4)		t <sub>RP</sub>	20		20		24		ns
Row Active Time (4)		tras	50	120,000	50	120,000	60	120,000	ns
Row Cycle Time - Operation (4)		trc	60		70		80		ns
Row Cycle Time - Auto Refresh (4,8)		tRFC	70		70		80		ns
Last Data in to New Column Address D	elay (5)	tcdl	1		1		1		CK
Last Data in to Row Precharge (5)	trdl	1		1		1		CK	
Last Data in to Burst Stop (5)	tBDL	1		1		1		CK	
Column Address to Column Address De	tccD	1.5		1.5		1.5		CK	
Number of Valid Quite Hote (7)			2		2		2		
	Number of Valid OutputData (7)		1		2		1		ea

# SDRAM AC CHARACTERISTICS

NOTES:

1. Parameters depend on programmed CAS# latency.

2. If clock rise time is longer than 1ns (t<sub>RISE</sub>/2 -0.5)ns should be added to the parameter.

3. Assumed input rise and fall time = 1ns. If trise of tfall are longer than 1ns. [(trise = tFALL)/2] - 1ns should be added to the parameter.

 The minimum number of clock cycles required is detemined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.

5. Minimum delay is required to complete write.

6. All devices allow every cycle column address changes.

7. In case of row precharge interrupt, auto precharge and read burst stop.

8. A new command may be given trfc after self-refresh exit.



WHITE ELECTRONIC DESIGNS \_\_\_\_\_

			CK	Æ							A40/AD		
Function			Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	DQM	BA	A10/AP A9-0	A11	Notes
Register	Register Mode Register Set		Н	Х	L	L	L	L	Х		OP COD	E	
Refresh	Auto Refres	h (CBR)	Н	Н	L	L	L	Н	Х	Х	Х	Х	
Refresh	Entry Self R	efresh	Н	L	L	L	L	Н	X	Х	Х	Х	
Drochargo	Single Bank	Precharge	Н	Х	L	L	Н	L	X	BA	L	Х	2
Precharge	Precharge a	II Banks	Н	Х	L	L	Н	L	X	Х	Н	Х	
Bank Activat	Bank Activate		Н	Х	L	L	Н	Н	Х	BA	A Row Address		2
Write		Н	Х	L	Н	L	L	Х	BA	L	Column	2	
Write with A	uto Precharge	9	Н	Х	L	Н	L	L	Х	BA	Н	Column	2
Read			Н	Х	L	Н	L	L	Х	BA	L	Column	2
Read with A	uto Precharge	e	Н	Х	L	Н	L	Н	Х	BA	Н	Column	2
Burst Termir	ation		Н	Х	L	Н	Н	L	Х	Х	Х	Х	3
No Operatio	n		Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device Dese	elect		Н	Х	Н	Х	Х	Х	X	Х	Х	Х	
Clock Suspe	end/Standby N	Node	L	Х	Х	Х	Х	Х	X	Х	Х	X	4
Data Write/Output Disable		Н	Х	Х	Х	Х	Х	L	Х	Х	Х	5	
Data Mask/0	Data Mask/Output Disable		Н	Х	Х	Х	Х	Х	Н	Х	Х	Х	5
Power Dowr	Mada	Entry	Х	L	Н	Х	Х	Х	Х	Х	Х	Х	6
Fower Dowr		Exit	Х	Н	Н	Х	Х	Х	Х	Х	Х	Х	6

#### **COMMAND TRUTH TABLE**

#### Notes:

1. All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.

2. Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected.

3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS# latency.

4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.

5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (tree) of the device. One clock delay is required for mode entry and exit.



White Electronic Designs

	CK	Έ	Command							
Current State	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	BA0-1	A10-11	Action	Notes
	н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Н	Х	Х	Х	Х	Х	Exit Self Refresh with Device Deselect	2
	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	2
Self Refresh	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	2
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	2
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
Power Down	L	Н	Н	Х	Х	Х	Х	Х	Power Down Mode exit, all banks idle	2
Fower Down	L	Н	L	Х	Х	Х	Х	Х	ILLEGAL	2
	Н	Х	L	Н	L	L	Х		Maintain Power Down Mode	2
	Н	Н	Н	Х	Х	Х				
	Н	Н	L	Н	Х	Х			Refer to the Idle State section of the Current State Truth Table	3
	Н	Н	L	L	Н	Х				
	Н	Н	L	L	L	Н	Х	Х	CBR Refresh	
	Н	Н	L	L	L	L	OP	Code	Mode Register Set	4
All Banks Idle	Н	L	Н	Х	Х	Х			Defende the Julie Otate coefficient of the	
	Н	L	L	Н	Х	Х			Refer to the Idle State section of the Current State Truth Table	3
	Н	L	L	L	Н	Х				
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	Н	L	L	L	L	OP	Code	Mode Register Set	
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	4
	н	Н	Х	Х	х	Х	х	х	Refer to the Operations in the Current State Truth Table	
Any State other	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	5
than listed above	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Clock Suspend	

## CLOCK ENABLE (CKE) TRUTH TABLE

NOTES:

1. For the given Current State CKE must be low in the previous cycle.

2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tcks) must be satisfied before any command other than Exit is issued.

3. The address inputs (A11-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.

4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.

Must be a legal command as defined in the Current State Truth Table.



WHITE ELECTRONIC DESIGNS \_\_\_\_\_ WED3DL328V

					Comma				
Current State	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L	0	)P Code	Mode Register Set	Set the Mode Register	2
	L	L	L	Н	Х	Х	Auto orSelf Refresh	Start Auto orSelf Refresh	2,3
	L	L	Н	L	Х	Х	Precharge	No Operation	
	L	L	Н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row	
Idle	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	н	L	н	BA	Column	Read w/o Precharge	ILLEGAL	2
	L	н	н	L	Х	Х	Burst Termination	No Operation	2
	L	н	Н	Н	Х	X	No Operation	No Operation	
	Н	Х	Х	Х	Х	X	Device Deselect	No Operation or Power Down	5
	L	L	L	L	0	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Precharge	6
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Row Active	L	н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	7,8
	L	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	7,8
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation	
	L	L	L	L	0	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Read	L	Н	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	8,9
	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start a new Read cycle	8,9
	L	н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	н	Н	н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	X	Device Deselect	Continue the Burst	
	L	L	L	L	0	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write	L	н	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9
	L	н	L	Н	BA	Column	Read	Terminate Burst; Start the Read cycle	8,9
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L	0	)P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Deedwith	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Read with Auto Precharge	L	Н	L	L	BA	Column	Write	ILLEGAL	
ato i roonarye	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	н	н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	

# CURRENT STATE TRUTH TABLE



Current State	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write with Auto Precharge	L	Н	L	L	BA	Column	Write	ILLEGAL	
, ato i roonargo	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	X	Device Deselect	Continue the Burst	
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tRP	
	L	L	Н	н	BA	Row Address	Bank Activate	ILLEGAL	4
Precharging	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	Н	L	н	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	Н	Н	н	Х	Х	No Operation	No Operation; Bank(s) idle after tRP	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after tRP	
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	н	Н	BA	Row Address	Bank Activate	ILLEGAL	4,10
Row Activating	L	н	L	L	BA	Column	Write	ILLEGAL	4
	L	н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	н	L	Х	Х	Burst Termination	No Operation; Row active after tRCD	
	L	н	н	н	Х	Х	No Operation	No Operation; Row active after tRCD	
	н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after tRCD	
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	н	н	BA	Row Address	Bank Activate	ILLEGAL	4
Write Recovering	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	Н	L	н	BA	Column	Read	Start Read; Determine if Auto Precharge	9
	L	Н	н	L	Х	Х	Burst Termination	No Operation; Row active after tDPL	
	L	Н	н	н	Х	Х	No Operation	No Operation; Row active after tDPL	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after tDPL	
	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
Write Recovering	L	L	L	н	х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	н	BA	Row Address	Bank Activate	ILLEGAL	4
with Auto	L	Н	L	L	BA	Column	Write	ILLEGAL	4,9
Precharge	L	н	L	н	BA	Column	Read	ILLEGAL	4,9
	L	Н	Н	L	X	X	Burst Termination	No Operation; Precharge after tDPL	
	L	Н	н	н	Х	Х	No Operation	No Operation; Precharge after t <sub>DPL</sub>	1
	н	Х	X	Х	X	Х	Device Deselect	No Operation; Precharge after tDPL	1

# CURRENT STATE TRUTH TABLE (CONT.)



White Electronic Designs \_\_\_\_\_

				c					
Current State	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L	0	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Refreshing	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Idle after tRc	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after tRc	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after tRc	
	L	L	L	L	0	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Mode Register Accessing	L	Н	L	L	BA	Column	Write	ILLEGAL	
Accessing	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	

### CURRENT STATE TRUTH TABLE (CONT.)

NOTES:

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.

2. Both Banks must be idle otherwise it is an illegal action.

3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.

4. The Current State only refers to one of the banks, if BA selects this bank then the action is illegal. If BA selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.

5. If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.

6. The minimum and maximum Active time (t<sub>RAS</sub>) must be satisfied.


7. The RAS# to CAS# Delay (tRCD) must occur before the command is given.

8. Address A10 is used to determine if the Auto Precharge function is activated.

9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.

The command is illegal if the minimum bank to bank delay time (t<sub>RRD</sub>) is not satified.

WHITE ELECTRONIC DESIGNS



#### NOTES:

1. All input except CKE & DQM can be don't care when CE# is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA0~BA1.

BA0	BA1	Active & Read/Write	
0	0	Bank A	
0	1	Bank B	
1	0	Bank C	
1	1	Bank D	


4. A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	Х	Х	All Banks


Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	BA0	BA1	Operation						
	0	0	Distribute auto precharge, leave bank A active at end of burst.						
0	0	1	Disable auto precharge, leave bank B active at end of burst.						
0	1 0		Disable auto precharge, leave bank C active at end of burst.						
	1	1	Disable auto precharge, leave bank D active at end of burst.						
1	0	0	Enable auto precharge, precharge bank A at end of burst.						
	0	1	Enable auto precharge, precharge bank B at end of burst.						
	1	0	Enable auto precharge, precharge bank C at end of burst.						
	1	1	Enable auto precharge, precharge bank D at end of burst.						






WHITE ELECTRONIC DESIGNS



NOTES:

- 1. Minimum row cycle times are required to complete internal DRAM operation.
- 2. Row precharge can interrupt burst on any cycle. (CAS# Latency 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3. Access time from Row active command. tcc \*(tRcD + CAS# latency 1) + tsAc.
- 4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).

White Electronic Designs




NOTES:

1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.

2. Row precharge will interrupt writing. Last data input, t<sub>RDL</sub> before Row precharge, will be written.

3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

WED3DL328V




NOTES:

1. CE# can be don't cared when RAS#, CAS# and WE# are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

WHITE I

WHITE ELECTRONIC DESIGNS




NOTES:


1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.


WHITE ELECTRONIC DESIGNS




1. tcpL should be met to complete write.




1. t<sub>CDL</sub> should be controlled to meet minimum t<sub>RAS</sub> before internal precharge start. (in the case of Burst Length=1 & 2 and BRSW mode)





1. At full page mode, burst is end at the end of burst. So auto precharge is possible.

- 2. About the valid DQs after burst stop, it is same as the case of RAS# interrupt.
  - Both cases are illustrated in above timing diagram. See the label 1, 2.
  - But at burst write, Burst stop and RAS# interrupt should be compared carefully.
  - Refer to the timing diagram of "Full page write burst stop cycle."
- 3. Burst stop is valid at every burst length.



NOTES:

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.


2. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of tRDL.

DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.

WHITE ELECTRONIC DESIGNS




NOTES:


- 1. BRSW mode is enabled by setting As "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.
- When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.

# WH

WHITE ELECTRONIC DESIGNS



White Electronic Designs



#### TO ENTER SELF REFRESH MODE

- 1. CE#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low."
  - Once the device enters self refresh mode, minimum tRAS is required before exit from self refresh.

#### TO EXIT SELF REFRESH MODE


4. System clock restart and be stable before returning CKE high.

5. CE# starts from high.

6. Minimum tRFC is required after CKE going high to complete self refresh exit.

7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.

WED3DL328V



NOTES:

Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.


MODE REGISTER SET CYCLE

1. CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.

2. Minimum 2 clock cycles should be met before new RAS# activation.

3. Please refer to Mode Register Set table.





#### **ORDERING INFORMATION**

Part Number	Clock Frequency	Package	Operating Range	
WED3DL328V7BC	133MHz	119 BGA	Commercial	
WED3DL328V8BC	125MHz	119 BGA	Commercial	
WED3DL328V10BC	100MHz	119 BGA	Commercial	
WED3DL328V7BI	133MHz	119 BGA	Industrial	
WED3DL328V8BI	125MHz	119 BGA	Industrial	
WED3DL328V10BI	100MHz	119 BGA	Industrial	