

## STL8NH3LL

N-channel 30V - 0.012Ω - 8A - PowerFLAT™ Ultra low gate charge STripFET™ Power MOSFET

#### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STL8NH3LL	30V	<0.015Ω	8A <sup>(1)</sup>


- Improved die-to-footprint ratio
- Very low profile package (1mm max)
- Very low thermal resistance
- Very low gate charge
- Low threshold device
- In compliance with the 2002/95/EC Europen directive

## Description


This application specific Power MOSFET is the latest generation of STMicroelectronics unique "STripFET<sup>TM</sup>" technology. The resulting transistor is optimized for low on-resistance and minimal gate charge. The Chip-scaled PowerFLAT<sup>TM</sup> package allows a significant board space saving, still boosting the performance.

## **Applications**

Switching application



### Internal schematic diagram



#### **Order codes**

Sales Type	Marking	Package	Packaging
STL8NH3LL	8NH3L	PowerFLAT™ (3.3 x 3.3)	Tape & reel
面维库 <sup>电</sup>	WW.DZSC.COM		

Contents: STL8NH3LL

## **Contents:**

1	Electrical ratings3
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)6
3	Test circuit
4	Package mechanical data
5	Revision history

STL8NH3LL Electrical ratings

# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-Source Voltage (V <sub>GS</sub> = 0)	30	V
V <sub>GS</sub>	Gate-Source Voltage	± 18	V
I <sub>D</sub> <sup>(1)</sup>	Drain Current (continuous) at T <sub>C</sub> = 25°C	8	Α
I <sub>D</sub> <sup>(1)</sup>	Drain Current (continuous) at T <sub>C</sub> =100°C	5	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain Current (pulsed)	32	Α
P <sub>TOT</sub> <sup>(3)</sup>	Total Dissipation at T <sub>C</sub> = 25°C	50	W
P <sub>TOT</sub> <sup>(1)</sup>	Total Dissipation at T <sub>C</sub> = 25°C	2	W
	Derating Factor	0.4	W/°C
T <sub>J</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to 150	°C

- 1. The value is rated according Rthj-pcb
- 2. Pulse width limited by safe operating area.
- 3. The vaule is rated according Rthj-c

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case (Drain)	2.5	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	42.8	°C/W
R <sub>thj-pcb</sub> (2)	Thermal resistance junction-pcb	63.5	°C/W

- 1. When mounted on FR-4 board of  $1inch^2$ ,  $2oz\ Cu$ , t < 10sec
- 2. Steady state

Electrical characteristics STL8NH3LL

## 2 Electrical characteristics

 $(T_{CASE}=25^{\circ}C \text{ unless otherwise specified})$ 

Table 3. On/off states

Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250\mu A, V_{GS} = 0$	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain $V_{DS} = Max Rating,$ $V_{DS} = MaxRating @125°C$				1 10	μΑ μΑ
I <sub>GSS</sub>	Gate Body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±18V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		2.5	V
R <sub>DS(on)</sub>	Static Drain-Source On Resistance	$V_{GS}$ = 10V, $I_{D}$ = 4A $V_{GS}$ = 4.5V, $I_{D}$ = 4A		0.012 0.0135	0.015 0.017	Ω Ω

Table 4. Dynamic

Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward Transconductance	$V_{DS} = 15V, I_D = 4A$		30		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS}$ =25V, f=1 MHz, $V_{GS}$ =0		965 285 38		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD}$ =15V, $I_D$ = 8A $V_{GS}$ =4.5V (see Figure 7)		9 3.7 3	12	nC nC nC
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain	0.5	1.5	2.5	Ω

<sup>1.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 5. Switching times

Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$V_{DD}$ =15V, $I_{D}$ = 4A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ =4.5V (see Figure 13)		15 32 18 8.5		ns ns ns

Table 6. Source drain diode

Symbol	Parameter	Test Condictions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain Current				8	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain Current (pulsed)				32	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on Voltage	I <sub>SD</sub> =8A, V <sub>GS</sub> =0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ =8A, di/dt = 100A/ $\mu$ s, $V_{DD}$ =20V, Tj=150°C (see Figure 15)		24 17.4 1.45		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

Electrical characteristics STL8NH3LL

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics




Figure 5. Transconductance

Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature

Figure 10. Normalized on resistance vs temperature





Figure 11. Source-drain diode forward characteristics

Figure 12. Normalized  $B_{VDSS}$  vs temperature



Test circuit STL8NH3LL

## 3 Test circuit

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform




# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

57

## PowerFLAT™ (3.3 x 3.3) MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	0.80	0.90	1.00	0.031	0.035	0.039
A1		0.02	0.05		0.0007	0.0019
А3		0.20			0.0007	
b	0.23	0.30	0.38	0.009	0.011	0.015
С		0.328			0.012	
C1		0.12			0.004	
D		3.30			0.13	
D2	2.50	2.65	2.75	0.098	0.104	0.108
Е		3.30			0.13	
E2	1.25	1.40	1.50	0.049	0.055	0.059
F		1.325			0.052	
F1		0.975			0.038	
G		0.850			0.033	
G1		0.250			0.009	



STL8NH3LL Revision history

# 5 Revision history

Table 7. Revision history

Date	Revision	Changes
21-Jul-2004	1	First Release
05-Oct-2004	2	Values Changed
19-Oct-2004	3	New value inserted
22-Nov-2004	4	Document updated
21-Feb-2005	5	Final version
18-Apr-2005	6	Modified Figure 3, Figure 5., Figure 8., Figure 9.
14-Mar-2006	7	New template

57

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

477