BSI

Very Low Power/Voltage CMOS SRAM
256K X 8 bit

BS62LV2008

■ FEATURES

- Vcc operation voltage : 4.5V ~ 5.5V
- Very low power consumption :
  Vcc = 5.0V   C-grade: 53mA (@55ns) operating current
          I -grade: 55mA (@55ns) operating current
          C-grade: 43mA (@70ns) operating current
          I -grade: 45mA (@70ns) operating current
          1.0uA(Typ.) CMOS standby current
- High speed access time :
  -55   55ns
  -70   70ns
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2, $\overline{CE1}$, and $\overline{OE}$ options

■ DESCRIPTION

The BS62LV2008 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144 words by 8 bits and operates from a range of 4.5V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 1.0uA at 5.0V/25°C and maximum access time of 55ns at 5.0V/85°C.

Easy memory expansion is provided by an active LOW chip enable ($\overline{CE1}$), an active HIGH chip enable (CE2), and active LOW output enable ($\overline{OE}$) and three-state output drivers.

The BS62LV2008 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV2008 is available in DICE form, JEDEC standard 32 pin 450mil Plastic SOP, 8mmx13.4mm STSOP and 8mmx20mm TSOP.

■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION			PKG TYPE
				STANDBY (ICCSB1, Max)	Operating (ICC, Max)		
			55ns: 4.5~5.5V 70ns: 4.5~5.5V	Vcc=5.0V	Vcc=5.0V 55ns 70ns		
BS62LV2008DC	+0°C to +70°C	4.5V ~5.5V	55/70	10uA	53mA	43mA	DICE
BS62LV2008TC							TSOP-32
BS62LV2008STC							STSOP-32
BS62LV2008SC							SOP-32
BS62LV2008DI	-40°C to +85°C	4.5V ~ 5.5V	55/70	30uA	55mA	45mA	DICE
BS62LV2008TI							TSOP-32
BS62LV2008STI							STSOP-32
BS62LV2016SI							SOP-32

■ PIN CONFIGURATIONS

BS62LV2008TC
BS62LV2008STC
BS62LV2008TI
BS62LV2008STI

Pin			Pin	
A11	1		32	$\overline{OE}$
A9	2		31	A10
A8	3		30	$\overline{CE1}$
A13	4		29	DQ7
$\overline{WE}$	5		28	DQ6
CE2	6		27	DQ5
A15	7		26	DQ4
VCC	8		25	DQ3
A17	9		24	GND
A16	10		23	DQ2
A14	11		22	DQ1
A12	12		21	DQ0
A7	13		20	A0
A6	14		19	A1
A5	15		18	A2
A4	16		17	A3

BS62LV2008SC
BS62LV2008SI

Pin			Pin	
A17	1		32	VCC
A16	2		31	A15
A14	3		30	CE2
A12	4		29	$\overline{WE}$
A7	5		28	A13
A6	6		27	A8
A5	7		26	A9
A4	8		25	A11
A3	9		24	$\overline{OE}$
A2	10		23	A10
A1	11		22	$\overline{CE1}$
A0	12		21	DQ7
DQ0	13		20	DQ6
DQ1	14		19	DQ5
DQ2	15		18	DQ4
GND	16		17	DQ3

■ BLOCK DIAGRAM

Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.

■ PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 8-bit words in the RAM
$\overline{CE1}$ Chip Enable 1 Input CE2 Chip Enable 2 Input	$\overline{CE1}$ is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
$\overline{WE}$ Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
$\overline{OE}$ Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	$\overline{WE}$	$\overline{CE1}$	CE2	$\overline{OE}$	I/O OPERATION	Vcc CURRENT
Not selected (Power Down)	X	H	X	X	High Z	I_{CCSB}, I_{CCSB1}
	X	X	L	X		
Output Disabled	H	L	H	H	High Z	I_{CC}
Read	H	L	H	L	D_{OUT}	I_{CC}
Write	L	L	H	X	D_{IN}	I_{CC}

■ ABSOLUTE MAXIMUM RATINGS[1]

SYMBOL	PARAMETER	RATING	UNITS
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T_{BIAS}	Temperature Under Bias	-40 to +85	$^\circ$C
T_{STG}	Storage Temperature	-60 to +150	$^\circ$C
P_T	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 $^\circ$C to +70 $^\circ$C	4.5V ~ 5.5V
Industrial	-40 $^\circ$C to +85 $^\circ$C	4.5V ~ 5.5V

■ CAPACITANCE [1] (TA = 25ºC, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	VIN=0V	6	pF
C_{DQ}	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not 100% tested.

■ **DC ELECTRICAL CHARACTERISTICS (TA = -40ºC to + 85ºC)**

PARAMETER NAME	PARAMETER	TEST CONDITIONS			MIN.	TYP. [1]	MAX.	UNITS
V_{IL}	Guaranteed Input Low Voltage [3]			Vcc=5.0V	-0.5	--	0.8	V
V_{IH}	Guaranteed Input High Voltage [3]			Vcc=5.0V	2.2	--	V_{cc}+0.3	V
I_{IL}	Input Leakage Current	Vcc = Max, V_{IN} = 0V to Vcc			--	--	1	uA
I_{LO}	Output Leakage Current	Vcc = Max, $\overline{CE1}$= V_{IH}, CE2= V_{IL} or $\overline{OE}$ = V_{IH}, $V_{I/O}$ = 0V to Vcc			--	--	1	uA
V_{OL}	Output Low Voltage	Vcc = Max, I_{OL} = 2.0mA		Vcc=5.0V	--	--	0.4	V
V_{OH}	Output High Voltage	Vcc = Min, I_{OH} = -1.0mA		Vcc=5.0V	2.4	--	--	V
I_{CC} [5]	Operating Power Supply Current	$\overline{CE1}$ = V_{IL}, CE2 = V_{IH}, I_{DQ} = 0mA, F = Fmax [2]	5.0 V	70ns	--	--	45	mA
				55ns			55	
I_{CCSB}	Standby Current-TTL	$\overline{CE1}$ = V_{IH}, or CE2 = V_{IL}, I_{DQ} = 0mA,		Vcc=5.0V	--	--	1.0	mA
I_{CCSB1} [4]	Standby Current-CMOS	$\overline{CE1}$≧Vcc-0.2V or CE2≦0.2V, V_{IN}≧Vcc-0.2V or V_{IN}≦0.2V		Vcc=5.0V	--	1.0	30	uA

1. Typical characteristics are at TA = 25ºC.   2. Fmax = 1/t_{RC} .
3. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
4. I_{CCSB1} _Max. is 10uA at Vcc=5.0V and TA=70ºC.   5. Icc_Max. is 53mA(@55ns) / 43mA(@70ns) at Vcc=5.0V and TA=0~70ºC.

■ **DATA RETENTION CHARACTERISTICS (TA = -40ºC to + 85ºC)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. [1]	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\overline{CE1}$ ≧ Vcc - 0.2V or CE2 ≦ 0.2V, V_{IN} ≧ Vcc - 0.2V or V_{IN} ≦ 0.2V	1.5	--	--	V
I_{CCDR} [3]	Data Retention Current	$\overline{CE1}$ ≧ Vcc - 0.2V or CE2 ≦ 0.2V, V_{IN} ≧ Vcc - 0.2V or V_{IN} ≦ 0.2V	--	0.1	1.0	uA
t_{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t_R	Operation Recovery Time		T_{RC} [2]	--	--	ns

1. Vcc = 1.5V, T_A = + 25ºC
2. t_{RC} = Read Cycle Time
3. I_{CCDR}_MAX. is 0.7uA at TA=70ºC.

■ **LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CE1}$ Controlled)**

■ **LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)**

■AC TEST CONDITIONS
### (Test Load and Input/Output Reference)

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	C_L = 100pF+1TTL C_L = 30pF+1TTL

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

## ■ AC ELECTRICAL CHARACTERISTICS (TA = -40ºC to + 85ºC)
READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		CYCLE TIME : 55ns (Vcc = 4.5~5.5V)			CYCLE TIME : 70ns (Vcc = 4.5~5.5V)			UNIT
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{RC}	Read Cycle Time		55	--	--	70	--	--	ns
t_{AVQV}	t_{AA}	Address Access Time		--	--	55	--	--	70	ns
t_{E1LQV}	t_{ACS1}	Chip Select Access Time	($\overline{CE1}$)	--	--	55	--	--	70	ns
t_{E2HOV}	t_{ACS2}	Chip Select Access Time	(CE2)	--	--	55	--	--	70	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid		--	--	30	--	--	35	ns
t_{E1LQX}	t_{CLZ1}	Chip Select to Output Low Z	($\overline{CE1}$)	10	--	--	10	--	--	ns
t_{E2HOX}	t_{CLZ2}	Chip Select to Output Low Z	(CE2)	10	--	--	10	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z		5	--	--	5	--	--	ns
t_{E1HQZ}	t_{CHZ1}	Chip Deselect to Output in High Z	($\overline{CE1}$)	--	--	30	--	--	35	ns
t_{E2HQZ}	t_{CHZ2}	Chip Deselect to Output in High Z	(CE2)	--	--	30	--	--	35	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z		--	--	25	--	--	30	ns
t_{AXOX}	t_{OH}	Data Hold from Address Change		10	--	--	10	--	--	ns

■ **SWITCHING WAVEFORMS (READ CYCLE)**

READ CYCLE1 [1,2,4]

READ CYCLE2 [1,3,4]

READ CYCLE3 [1,4]

NOTES:
1. $\overline{WE}$ is high in read Cycle.
2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and CE2= V_{IH}.
3. Address valid prior to or coincident with $\overline{CE1}$ transition low and/or CE2 transition high.
4. $\overline{OE} = V_{IL}$.
5. The parameter is guaranteed but not 100% tested.

■ **AC ELECTRICAL CHARACTERISTICS (TA = -40ºC to + 85ºC)**

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns (Vcc = 4.5~5.5V)			CYCLE TIME : 70ns (Vcc = 4.5~5.5V)			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	55	--	--	70	--	--	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	55	--	--	70	--	--	ns
t_{AVWL}	t_{AS}	Address Setup Time	0	--	--	0	--	--	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	55	--	--	70	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	30	--	--	35	--	--	ns
t_{WHAX}	t_{WR1}	Write recovery Time $(\overline{CE1},\overline{WE})$	0	--	--	0	--	--	ns
t_{E2LAX}	t_{WR2}	Write recovery Time (CE2)	0	--	--	0	--	--	ns
t_{WLQZ}	t_{WHZ}	Write to Output in High Z	--	--	25	--	--	30	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	25	--	--	30	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	0	--	--	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	--	--	25	--	--	30	ns
t_{WHOX}	t_{OW}	End of Write to Output Active	5	--	--	5	--	--	ns

■ **SWITCHING WAVEFORMS (WRITE CYCLE)**

WRITE CYCLE1 [1]

WRITE CYCLE2 [1,6]

NOTES:
1. $\overline{WE}$ must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of $\overline{CE1}$ and CE2 active and $\overline{WE}$ low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of $\overline{CE1}$ or $\overline{WE}$ going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{CE1}$ low transition or the CE2 high transition occurs simultaneously with the $\overline{WE}$ low transitions or after the $\overline{WE}$ transition, output remain in a high impedance state.
6. $\overline{OE}$ is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If $\overline{CE1}$ is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. The parameter is guaranteed but not 100% tested.
11. T_{CW} is measured from the later of $\overline{CE1}$ going low or CE2 going high to the end of write.

■ **ORDERING INFORMATION**

BS62LV2008 X X Z Y Y

SPEED
55: 55ns
70: 70ns

PKG MATERIAL
-: Normal
G: Green
P: Pb free

GRADE
C: +0ºC ~ +70ºC
I: -40ºC ~ +85ºC

PACKAGE
S: SOP
T: TSOP (8mm x 20mm)
ST: Small TSOP (8mm x 13.4mm)
D: DICE

Note:
BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

■ **PACKAGE DIMENSIONS**

UNIT SYMBOL	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.465± 0.004	11.80± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.528± 0.008	13.40± 0.20
L	0.0197 +0.008 -0.004	0.50 +0.2 -0.1
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0˚ ~ 8˚	0˚ ~ 8˚

STSOP - 32

■ **PACKAGE DIMENSIONS (continued)**

SYMBOL UNIT	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.724± 0.004	18.40± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.787± 0.008	20.00± 0.20
L	0.0197 +0.008 -0.004	0.50 +0.2 -0.1
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0° ~ 8°	0° ~ 8°

TSOP - 32

SYMBOL UNIT	INCH	MM
A	0.111±0.007	2.821±0.176
A1	0.009±0.005	0.229±0.127
A2	0.1055±0.0055	2.680±0.140
b	0.014 ~ 0.020	0.35 ~ 0.50
b1	0.014 ~ 0.018	0.35 ~ 0.46
c	0.006 ~ 0.012	0.15 ~ 0.32
c1	0.006 ~ 0.011	0.15 ~ 0.28
D	0.805±0.005	20.447±0.127
E	0.445±0.005	11.303±0.127
E1	0.555±0.012	14.097±0.305
e	0.050±0.006	1.270±0.152
L	0.033±0.010	0.834±0.25
L1	0.055±0.008	1.397±0.203
y	0.004 Max.	0.1 Max.
Θ	0° ~ 10°	0° ~ 10°

SOP -32