
查询TL7770-12MJB供应商

捷多邦,专业PCB打样工厂,24小时7月4日度,TL7770-12 DUAL POWER-SUPPLY SUPERVISORS

SLVS019F - OCTOBER 1987 - REVISED JULY 1999

- Power-On Reset Generator
- Automatic Reset Generation After Voltage
 Drop
- RESET Defined When V_{CC} Exceeds 1 V
- Wide Supply-Voltage Range . . . 3.5 V to 18 V
- Precision Overvoltage and Undervoltage Sensing
- 250-mA Peak Output Current for Driving SCR Gates
- 2-mA Active-Low SCR Gate Drive for False-Trigger Protection
- Temperature-Compensated Voltage Reference
- True and Complementary Reset Outputs
- Externally Adjustable Output Pulse Duration



description

The TL7770 is an integrated-circuit system supervisor designed for use as a reset controller in microcomputer and microprocessor power-supply systems. This device contains two independent supply-voltage supervisors that monitor the supplies for overvoltage and undervoltage conditions at the VSO and VSU terminals, respectively. When V_{CC} attains the minimum voltage of 1 V during power up, the RESET output becomes active (low). As V_{CC} approaches 3.5 V, the time-delay function activates, latching RESET and RESET active (high and low, respectively) for a time delay (t_d) after system voltages have achieved normal levels. Above V_{CC} = 3.5 V, taking RESIN low activates the time-delay function during normal system-voltage levels. To ensure that the microcomputer system has reset, the outputs remain active until the voltage at VSU exceeds the threshold value, V_{IT+}, for a time delay, which is determined by an external timing capacitor such that:

 $t_d \approx 20 \times 10^3 \times capacitance$

where t_d is in seconds and capacitance is in farads.

The overvoltage-detection circuit is programmable for a wide range of designs. During an overvoltage condition, an internal silicon-controlled rectifier (SCR) is triggered, providing 250-mA peak instantaneous current and 25-mA continuous current to the SCR gate drive terminal, which can drive an external high-current SCR gate or an overvoltage-warning circuit.

The TL7770C series is characterized for operation from 0°C to 70°C. The TL7770I series is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLVS019F - OCTOBER 1987 - REVISED JULY 1999

AVAILABLE OPTIONS							
	CHIP FORM						
TA	SMALL OUTLINE (DW)	PLASTIC DIP (N)	(Y)				
0°C to 70°C	TL7770-5CDW TL7770-12CDW	TL7770-5CN TL7770-12CN	TL7770-5Y TL7770-12Y				
–40°C to 85°C	TL7770-5IDW	TL7770-5IN	—				


DW package is available taped and reeled. Add the suffix R to the device type (e.g., TL7770-5CDWR). Chip forms are tested at 25°C.

functional block diagram (each channel)





SLVS019F - OCTOBER 1987 - REVISED JULY 1999



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) 20	УC
Input voltage range, VI: 1VSU, 2VSU, 1VSO, and 2VSO (see Note 1)0.3 V to 18	
Low-level output current (1RESET and 2RESET), IOL	πA
High-level output current (1RESET and 2RESET), I _{OH} –20 n	mΑ
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DW package	/W
N package	/W
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds: DW or N package 260)°C
Storage temperature range, T _{stg} 65°C to 150)°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.

3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SLVS019F - OCTOBER 1987 - REVISED JULY 1999

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{CC}		3.5	18	V
Input voltage range, VI (see Note 4)	1VSU, 2VSU, 2VSO, 1VSO	0	18	V
Output voltage, V _O (1CT, 2CT)		5	V	
High-level input voltage range, VIH (1RESIN, 2RESIN)	2	18	V	
Low-level input voltage range, VIL (1RESIN, 2RESIN)				V
Output sink current, I _O (1CT, 2CT)			50	μA
High-level output current, IOH (1RESET, 2RESET)		-16	mA	
Low-level output current, IOL (1RESET, 2RESET)			16	mA
Continuous output current, IO (1SCR DRIVE, 2SCR DRIVE)			25	mA
Timing capacitor, CT			10	μF
Operating free air temperature. Th	TL7770C series	0	70	°C
Operating free-air temperature, T _A	TL7770I series	-40	85	°C

NOTE 4: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.



SLVS019F - OCTOBER 1987 - REVISED JULY 1999

electrical characteristics over recommended operating conditions (unless otherwise noted)

supply supervisor section

PARAMETER		TEST CONDITIONS [†]	TL7770-5C TL7770-12C TL7770-5I			UNIT		
				MIN	TYP‡	MAX	1	
Vau	High-level output voltage	RESET	I _{OH} = -15 mA	V _{CC} -1.5			v	
VOH	nigh-level output voltage	SCR DRIVE	I _{OH} = -20 mA	V _{CC} -1.5			v	
VOL	Low-level output voltage	RESET	I _{OL} = 15 mA			0.4	V	
		TL7770-5 (5-V sense, 1VSU)		4.46		4.64		
Vit	Undervoltage input threshold	TL7770-12 (12-V sense, 1VSU)		10.68		11.12	V	
VIT– at VSU (negative-going)	at VSU (negative-going)	TL7770-5, TL7770-12 (programmable sense, 2VSU)	$-T_A = MIN \text{ to MAX}$	1.47		1.53		
		TL7770-5 (5-V sense, 1VSU)	15					
\ <i>\</i> .	Hysteresis at VSU	TL7770-12 (12-V sense, 1VSU)	$T_A = MIN \text{ to MAX}$	36		mV		
V _{hys}	$(V_{ T+} - V_{ T-})$	TL7770-5, TL7770-12 (programmable sense, 2VSU)		5			1 ^{mv}	
VT	Overvoltage threshold at VSO	TL7770-5, TL7770-12 (VSO)	$T_A = MIN \text{ to } MAX$	2.48		2.68	V	
1.	land the summer of	RESIN	V _I = 5.5 V or 0.4 V			-10		
Ι	Input current	VSO	V _I = 2.4 V		0.5	2	μA	
IOH	High-level output current	RESET	V _O = 18 V			50	μA	
IOL	Low-level output current	RESET	VO = 0			-50	μA	
IOH	Peak output current	SCR DRIVE	Duration = 1 ms	250			mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified in the recommended operating conditions.

 \ddagger Typical values are at V_CC = 5 V, T_A = 25°C.

total device

	PARAMETER	TEST CONDITIONS [†]			TL7770-5C TL7770-12C TL7770-5I		
				MIN	TYP‡	MAX	
V _{res} §	Power-up reset voltage	V _{CC} = VSU			0.8	1	V
	Supply current	1VSU = 18 V, 2VSU = 2 V, 1RESIN and 2RESIN at V _{CC} ,	$T_A = 25^{\circ}C$			5	mA
I _{CC} Supply current		1VSO and 2VSO at 0 V	$T_A = MIN \text{ to } MAX$			6.5	ША

[†] For conditions shown as MIN or MAX, use the appropriate value specified in the recommended operating conditions. [‡] Typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$. § This is the lowest voltage at which RESET becomes active.



SLVS019F - OCTOBER 1987 - REVISED JULY 1999

electrical characteristics over recommended operating conditions (unless otherwise noted)

supply supervisor section

PARAMETER			TEST	TL7770-5Y TL7770-12Y			UNIT
		CONDITIONS	MIN	TYP†	MAX		
	TL7770-5 (5-V sense, 1VSU)			4.46		4.64	
VIT–	Undervoltage input threshold at VSU	TL7770-12 (12-V sense, 1VSU)	$T_A = MIN \text{ to MAX}$	10.68		11.12	v
VIT- (negative-going)	TL7770-5, TL7770-12 (programmable sense, 2VSU)		1.47		1.53	v	
		TL7770-5 (5-V sense, 1VSU)	15		15		
View	Hysteresis at VSU	TL7770-12 (12-V sense, 1VSU)	$T_{\Delta} = MIN \text{ to MAX}$	36			mV
V_{hys} ($V_{IT+} - V_{IT-}$)	TL7770-5, TL7770-12 (programmable sense, 2VSU)		5				
VT	Overvoltage threshold at VSO	TL7770-5, TL7770-12 (VSO)	$T_A = MIN \text{ to } MAX$	2.48		2.68	V
Ц	Input current	VSO	V _I = 2.4 V		0.5		μA

 \dagger Typical values are at V_CC = 5 V, T_A = 25°C.

total device

	PARAMETER TEST CONDITIONS				TL7770-5Y TL7770-12Y				
				MIN	TYP†	MAX			
V _{res} ‡	Power-up reset voltage	V _{CC} = VSU,	$V_{OL} = 0.4 \text{ V}, I_{OL} = 1 \text{ mA}$		0.8		V		
ICC	Supply current	1VSU = 18 V, 2VSU = 2 V, 1RESIN and 2RESIN at V _{CC} , 1VSO and 2VSO at 0 V	$T_A = 25^{\circ}C$			5	mA		

[†] Typical values are at V_{CC} = 5 V, $T_{\underline{A}}$ = 25°C. [‡] This is the lowest voltage at which RESET becomes active.

switching characteristics, V_{CC} = 5 V, C_T open, T_A = 25°C

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
^t PLH	Propagation delay time, low-to-high-level output	RESIN	RESET			270	500	ns
^t PHL	Propagation delay time, high-to-low-level output	RESIN	RESET			270	500	ns
tr	Rise time		RESET	See Figures 1			75	-
tf	Fall time	RESET		and 3		150		ns
tr	Rise time		DEOFT			75		ns
t _f	Fall time		RESET				50	115
t	Minimum offective pulse duration	RESIN		See Figure 2a		150		ns
^t w(min)	Minimum effective pulse duration	VSU		See Figure 2b		100		115



SLVS019F - OCTOBER 1987 - REVISED JULY 1999





Figure 3. Voltage Waveforms



SLVS019F - OCTOBER 1987 - REVISED JULY 1999



NOTE B: When V_{CC} and 1VSU are connected to the same point, it is recommended that series resistance (R_T) be added between the time-delay programming capacitor (C_T) and the voltage-supervisor device terminal (1CT). The suggested R_T value is given by:

$$R_T > \frac{V_I - V_{IT-}}{1 \times 10^{-3}},$$
 where $V_I = \left(the \ lesser \ of \ 7.1 \ V \ or \ V_S \right)$

When this series resistor is used, the $t_{\mbox{d}}$ calculation is as follows:

$$t_{d} = \frac{1.3 - \left[((6.5E - 5) \times 10^{-5}) \times R_{T} \right]}{6.5 \times 10^{-5}} \times C_{T}$$

Figure 4. System Reset Controller With Undervoltage Sensing





PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9093201MEA	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
5962-9093202M2A	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
5962-9093202MEA	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
TL7770-12CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-12CDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-12CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-12CDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-12CN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
TL7770-12MJB	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
TL7770-5CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5CDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5CDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5CN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL7770-5CNE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL7770-5IDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5IDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5IDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5IDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL7770-5MFKB	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
TL7770-5MJB	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
TL7770-5QDW	OBSOLETE	SOIC	DW	16		TBD	Call TI	Call TI
TL7770-5QDWR	OBSOLETE	SOIC	DW	16		TBD	Call TI	Call TI
TL7770-5QN	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/product content for the latest availability information and additional product content details.

TEXAS INSTRUMENTS www.ti.com

PACKAGE OPTION ADDENDUM

18-Jul-2006

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.


E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

Texas Instruments

Copyright © 2006, Texas Instruments Incorporated