D, N, OR NS PACKAGE

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

- Meets or Exceeds Requirements of ANSI TIA/EIA-422-B and ITU Recommendation V.11
- 3-State, TTL-Compatible Outputs
- **Fast Transition Times**
- **High-Impedance Inputs**
- Single 5-V Supply
- Power-Up and Power-Down Protection

description/ordering information

(TOP VIEW) 16 VCC 1A 15 1 4A 1Y 1Z [14 1 4Y 3 13 7 4Z 1,2EN 12 3,4EN 2Z [11 3Z 2Y [10**∏** 3Y 2A 8 9**1** 3A **GND**

The MC3487 offers four independent differential line drivers designed to meet the specifications of ANSI TIA/EIA-422-B and ITU Recommendation V.11. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure the high-impedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-V supply.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
0°C to 70°C	PDIP – N	Tube	MC3487N	MC3487N	
	2010 5	Tube	MC3487D	M00407 F75C	
	SOIC - D	Tape and reel	MC3487DR	MC3487	
	SOP - NS	Tape and reel	MC3487NSR	MC3487	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE (each driver)

FUNCTION TABLE (each driver)							
INDUT	OUTPUT	OUT	PUTS				
INPUT	ENABLE	Υ	Z				
Н	Н	Н	L				
L	Н	L	Н				
Х	L	Z	Z				


H = TTL high level, L = TTL low level, X = irrelevant, Z = High impedance

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

logic diagram (positive logic)



schematics of inputs and outputs



MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

O and alternative (and Nata 4)		0.17
Supply voltage, V _{CC} (see Note 1)		8 V
Input voltage, V _I		
Output voltage, VO		7 V
Package thermal impedance, θ_{JA} (see Notes 2 and 3): I	D package	73°C/W
	N package	67°C/W
The state of the s	NS package	64°C/W
Operating virtual junction temperature, T _J		150°C
Storage temperature range, T _{stg}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, $\tilde{\theta}_{JA}$, and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	V
TA	Operating free-air temperature	0		70	°C



MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS		MIN	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V
Vон	High-level output voltage	V _{IL} = 0.8 V,	V _{IH} = 2 V,	$I_{OH} = -20 \text{ mA}$	2.5		V
V _{OL}	Low-level output voltage	V _{IL} = 0.8 V,	V _{IH} = 2 V,	$I_{OL} = 48 \text{ mA}$		0.5	V
VOD	Differential output voltage	$R_L = 100 \Omega$,	See Figure 1		2		
Δ V _{OD}	Change in magnitude of differential output voltage [†]	R _L = 100 Ω,	See Figure 1			±0.4	٧
Voc	Common-mode output voltage‡	$R_L = 100 \Omega$,	See Figure 1			3	V
Δ VOC	Change in magnitude of common-mode output voltage†	R _L = 100 Ω,	See Figure 1			±0.4	٧
1.	Output ourrent with nower off	\/ 0	V _O = 6 V			100	
Ю	Output current with power off	VCC = 0	$V_0 = -0.25 \text{ V}$			-100	μΑ
lo-	Llink impedance state sutput surrent	Output enables at 0.8 V	$V_0 = 2.7 \text{ V}$			100	^
IOZ High-impedance-state output current		Output enables at 0.6 v	V _O = 0.5 V		-100		μΑ
lį.	Input current at maximum input voltage	V _I = 5.5 V				100	μА
lн	High-level input current	V _I = 2.7 V				50	μΑ
IJL	Low-level input current	V _I = 0.5 V				-400	μΑ
los	Short-circuit output current§	V _I = 2 V				-140	mA
1	Supply current (all drivers)	Outputs disabled				105	mA
Icc	Supply current (all univers)	Outputs enabled,	No load			85	IIIA

[†] Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER	TEST CONDITIONS			MAX	UNIT	
^t PLH	Propagation delay time, low- to high-level output	C _I = 15 pF,	See Figure 2		20	no	
^t PHL	Propagation delay time, high- to low-level output	CL = 15 pr,	See Figure 2		20	ns	
t _{sk}	Skew time	C _L = 15 pF,	See Figure 2		6	ns	
tt(OD)	Differential-output transition time	C _L = 15 pF,	See Figure 3		20	ns	
^t PZH	Output enable time to high level	C _I = 50 pF, See Figure 4			30	no	
tPZL	Output enable time to low level	CL = 50 pr,	See Figure 4		30	ns	
^t PHZ	Output disable time from high level	C ₁ = 50 pF. See Figure 4			25	no	
tPLZ	Output disable time from low level	C _L = 50 pF,	See Figure 4		30	ns	



[‡] In ANSI Standard TIA/EIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

[§] Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \ \Omega$.

- B. C_L includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 2. Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_T \le 5$ ns, $t_T \le 5$

B. C_L includes probe and stray capacitance.

Figure 3. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



Output Output 3 V **Enable Input Enable Input** 1.5 V SW1 Closed V_{OH} SW1 Closed SW2 Open SW2 Closed Output Output Vol tPZH tpLZ → ۷он SW1 Closed Output Output SW1 Open SW2 Closed SW2 Closed

VOLTAGE WAVEFORMS

NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \ \Omega$.

- B. C_L includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 4. Driver Test Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
MC3487D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MC3487DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MC3487DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MC3487DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MC3487J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
MC3487N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
MC3487NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
MC3487NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MC3487NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- 放 Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265