To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





MITSUBISHI LSIs

2002.9.3 Ver. 0.0 M5M5W817KT - 70HI

8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5W817KT is a family of low voltage 8Mbit static RAMs organized as 524288-words by 16-bit / 1048576-words by 8-bit, Mitsubishi's high-performance 0.18µm CMOS fabricated by technology.

The M5M5W817KT is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The M5M5W817KT is packaged in a 52pin-µTSOP with the outline of 10.79mm x 10.49mm, and pin pitch of 0.40mm. It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.


The operating temperature range is -40 ~ +85°C

FEATURES

- Single 2.7~3.6V power supply
- Small stand-by current: 0.1µA (2.0V, typ.)
- No clocks, No refresh
- Data retention supply voltage =2.0~3.6V
- All inputs and outputs are TTL compatible.
- Easy memory expansion by S1#, S2, BC1# and BC2#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE prevents data contention in the I/O bus
- Byte function (x8 mode) available by Byte# & A-1.
- Process technology: 0.18µm CMOS
- Package: 52pin 10.79mm x 10.49mm µTSOP [0.4mm pin pitch]

					Stand-by current					Active	
Operating temperature	Part name		Access time max.	* Typical			Ratings (max.)			current Icc1	
		Supply		25⁰C	40°C	25⁰C	40ºC	70ºC	85⁰C	(3.3V, Typ.)	
-40 ~ +85°C	M5M5W817KT -70HI	2.7 ~ 3.6V	70ns	1.0	1.2	5	8	20	40	30mA (10MHz) 5mA (1MHz)	

PIN CONFIGURATION





8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The M5M5W817KT is organized as 524288-words by 16bit / 1048576-words by 8-bit. These devices operate on a single +2.7~3.6V power supply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

The operation mode are determined by a combination of the device control inputs BC1# , BC2# , S1#, S2 , W#, OE# and BYTE#. Each mode is summarized in the function table.

A write operation is executed whenever the low level W# overlaps with the low level BC1# and/or BC2# and the low level S1# and the high level S2. The address (A-1~A18 : Byte mode, A0~A18 : Word mode) must be set up before the write cycle and must be stable during the entire cycle.

A read operation is executed by setting W# at a high level and OE# at a low level while BC1# and/or BC2# and S1#and S2 are in an active state (S1#=L, S2=H).

When setting BYTE# at a low level, the function will be in the x8 mede, which is, DQ1-8 are available and DQ9-16 are not available. In the x8 mode, A-1 is used as the additional address. During the active function for x8 mode, BC1# BC2# must be low level. When setting BC1# and BC2# at a high level or S1# at a high level or S2 at a low level, the chips are in a nonselectable mode in which both reading and writing are disabled.

In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by BC1#, BC2# and S1#, S2.

The power supply current is reduced as low as 0.1μ A (25°C, typical), and the memory data can be held at +2.0V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.


S1#	S2	BYTE#	BC1#	BC2#	W#	OE#	Mode	DQ1~8	DQ9~15	DQ16	lcc
Н	Н	H or L	Х	Х	Х	Х	Non selection	High-Z	High-Z	High-Z	Standby
Х	L	H or L	Х	Х	Х	Х	Non selection	High-Z	High-Z	High-Z	Standby
Х	Х	Н	Н	Н	Х	Х	Non selection	High-Z	High-Z	High-Z	Standby
L	Т	Н	L	Н	L	Х	Write	Din	High-Z	High-Z	Active
L	Т	Н	L	Н	Н	L	Read	Dout	High-Z	High-Z	Active
L	Т	Н	L	Н	Н	Н		High-Z	High-Z	High-Z	Active
L	Т	Н	Н	L	L	Х	Write	High-Z	Din	Din	Active
L	Т	Н	Н	L	Н	L	Read	High-Z	Dout	Dout	Active
L	Т	Н	Н	L	Н	Х		High-Z	High-Z	High-Z	Active
L	Т	Н	L	L	L	Х	Write	Din	Din	Din	Active
L	Т	Н	L	L	Н	L	Read	Dout	Dout	Dout	Active
L	Т	Н	L	L	Н	Х		High-Z	High-Z	High-Z	Active
L	Н	L	L	L	L	Х	Write	Din	High-Z	A-1	Active
L	н	L	L	L	Н	Г	Read	Dout	High-Z	A-1	Active
L	Н	L	L	L	Н	Н		High-Z	High-Z	A-1	Active

FUNCTION TABLE

Note1 : "H" and "L" in this table mean VIH and VIL, respectively. Note2 : "X" in this table should be "H" or "L".

8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

BLOCK DIAGRAM



8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

Symbol	Parameter	Conditions	Ratings	Units
Vcc	Supply voltage	With respect to GND	- 0.3* ~ +4.6	
Vı	Input voltage	With respect to GND	- 0.3* ~ Vcc + 0.3 (max. 4.6V)	V
Vo	Output voltage	With respect to GND	0 ~ Vcc	
Pd	Power dissipation	Ta = 25°C	700	mW
Ta	Operating temperature		-40 ~ +85	°C
Tstg	Storage temperature		- 65 ~ +150	°C

ABSOLUTE MAXIMUM RATINGS

* -3.0V in case of AC (Pulse width \leq 30ns)

DC ELECTRICAL CHARACTERISTICS (Ta=-40~85°C Vcc=2.7V~3.6V,unless otherwise noted)

	5				Limits		
Symbol	Parameter	Conditions		Min	Тур	Max	Units
Vih	High-lev el input voltage			2.2		Vcc+0.2V	
VIL	Low-lev el input voltage			- 0.2 *		0.6	
Vон	High-level output voltage	Іон= - 0.5mA		2.4			V
Vol	Low-lev el output voltage	IoL= 2.0mA				0.4	
h	Input leakage current	VI=0 ~ Vcc				±1	
lo	Output leakage current	BC1# and BC2#=VIH or S1#=VIH or S2=VIL or OE#=VIH,			±1	μA	
1001	Icc1 Active supply current	BC1# and BC2# \leq 0.2V, S1# \leq 0.2V, S2 \geq Vcc-0.2V other inputs \leq 0.2V or \geq Vcc-0.2V	f= 10MHz	-	30	50	L.
ICC I	(AC,MOS level)	Output - open (duty 100%)	f= 1MHz	-	5	15	
	Active supply current	BC1# and BC2#=VIL , S1#=VIL ,S2=VIH other pins =VIH or VIL	f= 10MHz	-	30	50	mA
lcc2	(AC,TTL level)	Output - open (duty 100%)	f= 1MHz	-	5	15	L
		(1) S1# ≥ Vcc - 0.2V and S2 ≥ Vcc - 0.2V, BYTE# ≥ Vcc - 0.2V or ≤ 0.2V, other inputs = 0 ~ Vcc	~ +25°C	-	1.0	5	
lcc3	Stand by supply current	(2) S2 \leq 0.2V, BYTE# \geq Vcc - 0.2V or \leq 0.2V, other inputs = 0 ~ Vcc	~ +40°C	-	1.2	8	μA
	(AC,MOS level)	(3) BC1# and BC2# \geq Vcc - 0.2V S1# \leq 0.2V, S2 \geq Vcc - 0.2V	~ +70°C	-	-	20	μΛ
	BYTE# \geq Vcc - 0.2V or \leq 0.2V, other inputs = 0 ~ Vcc	~ +85°C	-	-	40		
lcc4	Stand by supply current (AC,TTL level)	BC1# and BC2# =VIH or S1# =VIH or S2=VIL BYTE# \geq Vcc - 0.2V or \leq 0.2V, Other inputs= 0 ~ Vcc		-	-	2.0	mA

Note 3: Direction for current flowing into IC is indicated as positive (no mark)

* -1.0V in case of AC (Pulse width \leq 30ns)

Note 4: Typical parameter indicates the value for the center of distribution at 3.0V, and not 100% tested.

CAPACITANCE (Ta=-40~+85°C Vcc=2.7V~3.6V,unless otherwise noted)

Symbol	Doromotor	Conditions		Limits		
Symbol Parameter	Conditions	Min	Тур	Max	Units	
Cı	Input capacitance	VI=GND, VI=25mVrms, f=1MHz			10	рF
Co	Output capacitance	Vo=GND,Vo=25mVrms, f=1MHz			10	μr



8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta=-40~+85°C, Vcc=2.7V~3.6V,unless otherwise noted)

(1) TEST CONDITIONS

	1TTL
2.7~3.6V	
VIH=2.7V, VIL=0.2V	
5ns	[†] ^{CL}
Voh=Vol=1.5V Transition is measured ±200mV from steady state voltage.(for ten,tdis)	Including scope and
Fig.1,CL=30pF CL=5pF (for ten.tdis)	jig capacitance Fig.1 Output load
	VIH=2.7V, VIL=0.2V 5ns VOH=VOL=1.5V Transition is measured ±200mV from steady state voltage.(for ten,tdis)

(2) READ CYCLE

		Lin	nits	Units
Symbol	Parameter	70	HI	
,		Min	Max	
tcr	Read cycle time	70		ns
ta(A)	Address access time		70	ns
ta(S1)	Chip select 1 access time		70	ns
ta(S2)	Chip select 2 access time		70	ns
ta(BC1)	Byte control 1 access time		70	ns
ta(BC2)	Byte control 2 access time		70	ns
ta(OE)	Output enable access time		35	ns
tdis(S1)	Output disable time after S1# high		25	ns
tdis(S2)	Output disable time after S2 low		25	ns
tdis(BC1)	Output disable time after BC1# high		25	ns
tdis(BC2)	Output disable time after BC2# high		25	ns
tdis(OE)	Output disable time after OE# high		25	ns
ten(S1)	Output enable time after S1# low	10		ns
ten(S2)	Output enable time after S2 high	10		ns
ten(BC1)	Output enable time after BC1# low	5		ns
ten(BC2)	Output enable time after BC2# low	5		ns
t _{en} (OE)	Output enable time after OE# low	5		ns
t∨(A)	Data valid time after address	10		ns

(3) WRITE CYCLE

Symbol	Parameter	Lin 70	nits)HI	Units
Gymbol	r diameter	Min	Max	
tcw	Write cycle time	70		ns
t _w (W)	Write pulse width	55		ns
tsu(A)	Address setup time	0		ns
tsu(A-WH)	Address setup time with respect to W#	65		ns
tsu(BC1)	Byte control 1 setup time	65		ns
tsu(BC2)	Byte control 2 setup time	65		ns
tsu(S1)	Chip select 1 setup time	65		ns
tsu(S2)	Chip select 2 setup time	65		ns
tsu(D)	Data setup time	35		ns
th(D)	Data hold time	0		ns
trec(W)	Write recovery time	0		ns
tdis(W)	Output disable time from W# low		25	ns
t _{dis} (OE)	Output disable time from OE# high		25	ns
ten(W)	Output enable time from W# high	5		ns
ten(OE)	Output enable time from OE# low	5		ns



MITSUBISHI LSIs

2002.9.3 Ver. 0.0 M5M5W817KT - 70HI


8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

(4) Byte# function

Symbol	Parameter	- , w				
		Test conditions	Min	Тур	Max	Units
t su (BYTE)	BYTE# set up time		5			ms
trec (BYTE)	BYTE# recovery time		5			ms

(5) TIMING DIAGRAMS


BYTE#



Read	cycle	4		
A0~18 (Word Mode)				
A-1~18 (Byte Mode)	/	ta(A) ▶		
BC1#, BC2#		ta(BC1) or ta(BC2)		
	(Note5)		tdis (BC1) or tdis (BC2)	(Note5)
S1#		ta(S1)		
	(Note5)		tdis (S1)	(Note5)
S2		ta(S2)		
	(Note5)		tdis (S2)	(Note5)
OE#		ta (OE)		
W# = "	(Note5) H" lev el	ten (OE)	tdis (OE) ►	(Note5)
DQ1~16 (Word Mode)		ten (BC1) ten (BC2)		
DQ1~8 (Byte Mode)		ten (S1) ten (S2)	VALID DATA	



8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM



Note 5: Hatching indicates the state is "don't care".


Note 6: A Write occurs during S1# low, S2 high overlaps BC1# and/or BC2# low and W# low.

Note 7: When the falling edge of W# is simultaneously or prior to the falling edge of BC1# and/or BC2# or the falling edge of S1# or rising edge of S2, the outputs are maintained in the high impedance state.

Note 8: Don't apply inverted phase signal externally when DQ pin is in output mode.



8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM





MITSUBISHI LSIs

2002.9.3 Ver. 0.0 M5M5W817KT - 70HI

8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS (1) ELECTRICAL CHARACTERISTICS (Ta=-40~85°C, Vcc=2.7V~3.6V,unless otherwise noted)


0	Demonster	-			Limits		
Symbol	Parameter	Test conditions		Min	Тур	Max	Units
Vcc (PD)	Power down supply voltage			2.0			V
VI (BC)	Byte control input BC1# & BC2#			2.0			V
VI (S1#)	Chip select input S1#			2.0			V
VI (S2)	Chip select input S2					0.2	
		Vcc=2.0V (1) S1# ≥ Vcc - 0.2V, BYTE# ≥ Vcc - 0.2V or ≤ 0.2V	~ +25°C	-	0.2	3.0	
Icc (PD) Power down supply current	Power down	other inputs = 0 ~ Vcc (2) S2 \leq 0.2V , BYTE# \geq Vcc - 0.2V or \leq 0.2V	~ +40°C	-	0.4	6.0	
	other inputs = 0 ~ Vcc (3) BC1# and BC2# ≥ Vcc - 0.2V S1# < 0.2V, S2 > Vcc - 0.2V	~ +70°C	-	-	30	μA	
	BYTE# \geq Vcc - 0.2V or \leq 0.2V other inputs = 0 ~ Vcc	~ +85°C	-	-	60		

(2) TIMING REQUIREMENTS

Note 9: Typical parameter of Icc(PD) indicates the value for the center of distribution at 2.0V, and not 100% tested.

Symbol	Deremeter	—		L La Ha		
Symbol	Parameter	Test conditions	Min	Тур	Max	Units
tsu (PD)	Power down set up time		0			ns
trec (PD)	Power down recovery time		5			ms

(3) TIMING DIAGRAM



RENESAS

8388608-BIT (524288-WORD BY 16-BIT / 10485776-WORD BY 8-BIT) CMOS STATIC RAM

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products betterand more reliable, but there isalways the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

RENESAS