#### 查询SN65C1167ENSR供应商 XAS INSTRUMENTS www.ti.com

### 捷多邦,专业PCB打核**5065C1167**后急5065C1168E DUAL DIFFERENTIAL DRIVERS AND RECEIVERS WITH ±15-kV ESD PROTECTION

SLLS740A-MARCH 2007-REVISED APRIL 2007

#### SN65C1167E . . . NS OR PW PACKAGE Meet or Exceed Standards TIA/EIA-422-B and (TOP VIEW) ITU Recommendation V.11 1B 🛛 16 Vcc **Operate From Single 5-V Power Supply** 15 1D 1A 🛛 2 **ESD Protection for RS-422 Bus Pins** 1R 14 1 1Y 3 ±15-kV Human-Body Model (HBM) RE 🛛 1Z 4 13 12 DE 2R 🛙 5 11 🛛 2Z 2A [ 6 7 10 2Y 2B 🛛 GND 8 9 🛛 2D SN65C1168E . . . NS OR PW PACKAGE (TOP VIEW) 16 Vcc 1B 15 1D 1A 2 1R [ 3 14 11Y 1DE 4 13 1Z 12 2DE 2R 🛙 5 12Z 2A 🛛 6 11 7 1012Y 2B 🛙 8 912D GND [ SN65C1167E . . . RGY PACKAGE (TOP VIEW) VCC The devices meet the ш TIA/EIA-422-B and ITU 16 1A 2 15 1D 1R 3 14 1Y RE 4 1Z 13 2R 5 12 DE 6 2A 2Z 11 7 2B 10 2Y 9 8 GND 2 SN65C1168E ... RGY PACKAGE (TOP VIEW) Vcc Ω 1 16 1A 2 15 1D 3 1Y 1R 14 1DE 4 13 1Z 5 2DE 2R 12 2A 6 2Z 11 2B 7 10 2Y 8 9 GND 20

±8-kV IEC 61000-4-2, Contact Discharge

- ±8-kV IEC 61000-4-2, Air-Gap Discharge
- Low Supply-Current Requirements: 9 mA Max
- Low Pulse Skew .

FEATURES

- **Receiver Input Impedance ... 17** k $\Omega$  (Typ)
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Common-Mode Input Voltage Range • of -7 V to 7 V
- **Glitch-Free Power-Up/Power-Down Protection**
- **Receiver 3-State Outputs Active-Low Enable** • (SN65C1167E Only)

#### **DESCRIPTION/ORDERING** INFORMATION


The SN65C1167E and SN65C1168E consist of dual drivers and dual receivers with ±15-kV ESD (Human Body Model [HBM]) and ±8-kV ESD (IEC61000-4-2 Air-Gap Discharge and Contact Discharge) for RS-422 bus pins. requirements of recommendation V.11.

The SN65C1167E combines dual 3-state differential line drivers and 3-state differential line receivers, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be connected together externally to function as direction control.

SN65C1168E drivers have individual active-high enables.

> Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date per the





#### ORDERING INFORMATION

T <sub>A</sub>	PACI	(AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube of 50	SN65C1167ENS	65C1167E
	SOP – NS	TUDE OF 50	SN65C1168ENS	65C1168E
	30F - N3	Reel of 2000	SN65C1167ENSR	65C1167E
		Reel 01 2000	SN65C1168ENSR	65C1168E
–40°C to 85°C		Tube of 90	SN65C1167EPW	CB1167E
-40°C 10 85°C	TSSOP – PW	TUDE OF 90	SN65C1168EPW	CB1168E
		Reel of 2000	SN65C1167EPWR	CB1167E
		Reel 01 2000	SN65C1168EPWR	CB1168E
	QFN – RGY	Reel of 1000	SN65C1167ERGYR	CB1167
	QFN - KGY	Reel of 1000	SN65C1168ERGYR	CB1168

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### FUNCTION TABLES Each Driver

INPUT ENABLE		OUTPUTS			
D	DE	Y	Z		
Н	Н	Н	L		
L	Н	L	н		
Х	L	Z	Z		

#### SN65C1167E, Each Receiver<sup>(1)</sup>

DIFFERENTIAL INPUTS A–B	ENABLE RE	OUTPUT R
$V_{ID} \ge 0.2 V$	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 V$	L	L
X	Н	Z
Open	L	н

(1) H = High level, L = Low level, ? = Indeterminate, X = Irrelevant, Z = High impedance (off)


#### SN65C1168E, Each Receiver<sup>(1)</sup>

DIFFERENTIAL INPUTS A-B	OUTPUT R
$V_{ID} \ge 0.2 V$	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	?
$V_{ID} \leq -0.2 V$	L
Open	Н


(1) H = High level, L = Low level, ? = Indeterminate




SLLS740A-MARCH 2007-REVISED APRIL 2007



LOGIC DIAGRAMS (POSITIVE LOGIC)




SCHEMATIC OF INPUTS



SLLS740A-MARCH 2007-REVISED APRIL 2007





SCHEMATIC OF OUTPUTS

#### Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>		-0.5	7	V
V		Driver, DE, RE	-0.5	7	V
VI	Input voltage range	A or B, Receiver	-14	14	v
V <sub>ID</sub>	Differential input voltage range <sup>(3)</sup>	Receiver	-14	14	V
V		Driver	-0.5	7	V
Vo	Output voltage range	Receiver	-0.5	V <sub>CC</sub> + 0.5	v
I <sub>IK</sub>	Input clamp current range	Driver, V <sub>I</sub> < 0		-20	mA
		Driver, V <sub>O</sub> < 0		-20	
IOK	K Output clamp current range	Receiver		±20	mA
		Driver		±150	
I <sub>O</sub>	Output current range	Receiver		±25	mA
I <sub>CC</sub>	Supply current range			200	mA
	GND current			-200	mA
TJ	Operating virtual junction temperature			150	°C
		NS package		64	
$\theta_{JA}$	Package thermal impedance <sup>(4)(5)</sup>	PW package		108	°C/W
		RGY package		39	
T <sub>A</sub>	Operating free-air temperature range		-40	85	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values except differential input voltage are with respect to the network GND. (2)

(3)

Differential input voltage is measured at the noninverting terminal, with respect to the network GND. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Selecting the maximum of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7. (4)

(5)



SLLS740A-MARCH 2007-REVISED APRIL 2007

#### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IC</sub>	Common-mode input voltage <sup>(1)</sup>	Receiver			±7	V
$V_{ID}$	Differential input voltage	Receiver			±7	V
VI	Input voltage	Except A, B	0		5.5	V
Vo	Output voltage	Receiver	0		$V_{CC}$	V
$V_{\text{IH}}$	High-level input voltage	Except A, B	2			V
V <sub>IL</sub>	Low-level input voltage	Except A, B			0.8	V
	High lovel output ourrent	Receiver			-6	mA
IOH	High-level output current	Driver	Receiver 0 V <sub>CC</sub> Except A, B 2   Except A, B 0.8   Receiver -6	mA		
		Receiver			6	mA
IOL	Low-level output current	Driver			±7 5.5 V <sub>CC</sub> 0.8 -6 -20 6	ШA
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

(1) Refer to TIA/EIA-422-B for exact conditions.

SLLS740A-MARCH 2007-REVISED APRIL 2007



#### **DRIVER SECTION**

#### **Electrical Characteristics**

over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

	PARAMETER	1		ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA					-1.5	V
V <sub>OH</sub>	High-level output voltage	$V_{IH} = 2 V$ ,	$V_{IL} = 0.8 V,$	$I_{OH} = -20 \text{ mA}$	2.4	3.5		V
V <sub>OL</sub>	Low-level output voltage	$V_{IH} = 2 V,$	$V_{IL} = 0.8 V,$	I <sub>OL</sub> = 20 mA		0.2	0.4	V
V <sub>OD1</sub>	Differential output voltage 1	$I_0 = 0 \text{ mA}$			2		6	V
V <sub>OD2</sub>	Differential output voltage 2	R <sub>L</sub> = 100 Ω,	See Figure 1	(2)	2	3.7		V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	(2)			±0.4	V
V <sub>OC</sub>	Common-mode output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	(2)			±3	V
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	(2)			±0.4	V
	Output ourses to the source off	N 0.V	$V_0 = 6 V$				100	A
I <sub>O(OFF)</sub>	Output current with power off	$V_{CC} = 0 V$	V <sub>O</sub> = -0.25 V				100	μA
	Llich impedance state quitaut quirrent	V <sub>O</sub> = 2.5 V	1				20	۸
loz	High-impedance-state output current	$V_0 = 5 V$					-20	μA
I <sub>IH</sub>	High-level input current	$V_{I} = V_{CC}$ or	V <sub>IH</sub>				1	μA
IIL	Low-level input current	V <sub>I</sub> = GND or	$V_{I} = GND \text{ or } V_{IL}$				-1	μA
I <sub>OS</sub>	Short-circuit output current	$V_{O} = V_{CC}$ or	$V_{O} = V_{CC} \text{ or } GND^{(3)}$		-30		-150	mA
		No load,	$V_{I} = V_{CC}$ or G	IND		4	6	~ ^
I <sub>CC</sub>	Supply current (total package)	Enabled	$V_1 = 2.4 \text{ or } 0.8$	5 V <sup>(4)</sup>		5	9	mA
Ci	Input capacitance					6		pF

(1) All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ . (2) Refer to TIA/EIA-422-B for exact conditions.

(3) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
(4) This parameter is measured per input, while the other inputs are at V<sub>CC</sub> or GND.

#### **Switching Characteristics**

over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	$R1 = R2 = 50 \Omega$ ,	R3 = 500 Ω.		8	16	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output		S1 is open,		8	16	ns
t <sub>sk(p)</sub>	Pulse skew				1.5	4	ns
t <sub>r</sub>	Rise time	R1 = R2 = 50 Ω,	R3 = 500 Ω,		5	10	ns
t <sub>f</sub>	Fall time	C1 = C2 = C3 = 40  pF, See Figure 3	S1 is open,		5	10	ns
t <sub>PZH</sub>	Output-enable time to high level	R1 = R2 = 50 Ω,	R3 = 500 Ω,		10	19	ns
t <sub>PZL</sub>	Output-enable time to low level	C1 = C2 = C3 = 40  pF, See Figure 4	S1 is closed,		10	19	ns
t <sub>PHZ</sub>	Output-disable time from high level	R1 = R2 = 50 Ω,	R3 = 500 Ω,		7	16	ns
t <sub>PLZ</sub>	Output-disable time from low level	C1 = C2 = C3 = 40 pF, See Figure 4	S1 is closed,		7	16	ns

(1) All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

#### **ESD** Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	
Driver output	IEC 61000-4-2, Air-Gap Discharge	±8	kV
	НВМ	±8	



SLLS740A-MARCH 2007-REVISED APRIL 2007

#### **RECEIVER SECTION**

#### **Electrical Characteristics**

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold vo differential input	ltage,					0.2	V
V <sub>IT-</sub>	Negative-going input threshold v differential input	oltage,			-0.2 <sup>(2)</sup>			V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )					60		mV
V <sub>IK</sub>	Input clamp voltage, RE	SN65C1167E	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -6 mA	3.8	4.2		V
V <sub>OL</sub>	Low-level output voltage		$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 6 mA		0.1	0.3	V
I <sub>OZ</sub>	High-impedance state output current	SN65C1167E	$V_{O} = V_{CC}$ or GND			±0.5	±5	μΑ
I <sub>I</sub>	Line input current		Other input at 0 V	$V_{I} = 10 V$			1.5 -2.5	mA
I <sub>I</sub>	Enable input current, RE	SN65C1167E					±1	μA
r <sub>l</sub>	Input resistance		$V_{IC} = -7 V \text{ to } 7 V,$	Other input at 0 V	4	17		kΩ
			No load,	$V_{I} = V_{CC}$ or GND		4	6	
I <sub>CC</sub>	Supply current (total package)		Enabled	$V_{IH} = 2.4 \text{ V or } 0.5 \text{ V}^{(3)}$		5	9	mA

All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

(3) Refer to TIA/EIA-422-B for exact conditions.

### Switching Characteristics<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	ONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output		See Figure 5		9	15	27	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output		See Figure 5		9	15	27	ns
t <sub>TLH</sub>	Transition time, low- to high-level output		$\lambda = 0 \lambda$	See Figure 5		4	9	ns
t <sub>THL</sub>	Transition time, high- to low-level output		$V_{IC} = 0 V,$	See Figure 5		4	9	ns
t <sub>PZH</sub>	Output-enable time to high level					7	22	ns
t <sub>PZL</sub>	Output-enable time to low level		$R_1 = 1 k\Omega$ ,			7	22	ns
t <sub>PHZ</sub>	Output-disable time from high level	SN65C1167E	$R_L = 1 \ k\Omega,$ $C_L = 50 \ pF$	See Figure 6		12	22	ns
t <sub>PLZ</sub>	Output-disable time from low level					12	22	ns

(1) Measured per input while the other inputs are at V<sub>CC</sub> or GND (2) All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.


#### **ESD** Protection

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	
Receiver input	IEC 61000-4-2, Air-Gap Discharge	±8	kV
	IEC 61000-4-2, Contact Discharge	±8	


SLLS740A-MARCH 2007-REVISED APRIL 2007



#### PARAMETER MEASUREMENT INFORMATION








#### **TEST CIRCUIT**

#### **VOLTAGE WAVEFORMS**

NOTES: A. C1, C2, and C3 include probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r = t_f \le 6$  ns.

#### Figure 2. Driver Test Circuit and Voltage Waveforms






B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r = t_f \le 6$  ns.

Figure 3. Driver Test Circuit and Voltage Waveforms



SLLS740A-MARCH 2007-REVISED APRIL 2007


#### PARAMETER MEASUREMENT INFORMATION (continued)



NOTES: A. C1, C2, and C3 include probe and jig capacitance.



Figure 4. Driver Test Circuit and Voltage Waveforms





**TEST CIRCUIT** 

**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR≤ 1 MHz, duty cycle = 50%,  $t = t_f \le 6$  ns.





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR 1 MHz, duty cycle = 50%,  $t = t_f \le 6$  ns.

#### Figure 6. Receiver Test Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

25-Sep-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65C1167ENS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167ENSG4	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167ENSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167ENSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167EPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167EPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167EPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167EPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167ERGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65C1167ERGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65C1168ENS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168ENSG4	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168ENSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168ENSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168EPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168EPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168EPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168EPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168ERGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65C1168ERGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

## PACKAGE OPTION ADDENDUM



TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## PACKAGE MATERIALS INFORMATION


4-Oct-2007

#### TAPE AND REEL BOX INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device Package Pins Site Reel Reel A0 (mm) B0 (mm) K0 (mm) **P1** w Pin1 Diameter Width Quadrant (mm) (mm) (mm) (mm) SN65C1167ENSR NS 16 SITE 41 8.2 10.5 2.5 12 16 Q1 330 16 SN65C1167EPWR PW 16 SITE 41 330 12 7.0 5.6 1.6 8 12 Q1 RGY SITE 41 12 4.3 1.5 SN65C1167ERGYR 16 180 3.8 8 12 Q1 SN65C1168ENSR NS 16 SITE 41 330 16 8.2 10.5 2.5 12 16 Q1 SN65C1168EPWR PW SITE 41 12 7.0 16 330 5.6 1.6 8 12 Q1 SN65C1168ERGYR RGY 16 SITE 41 180 12 3.8 4.3 1.5 8 12 Q1

Pocket Quadrants




## PACKAGE MATERIALS INFORMATION

4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN65C1167ENSR	NS	16	SITE 41	346.0	346.0	33.0
SN65C1167EPWR	PW	16	SITE 41	346.0	346.0	29.0
SN65C1167ERGYR	RGY	16	SITE 41	190.0	212.7	31.75
SN65C1168ENSR	NS	16	SITE 41	346.0	346.0	33.0
SN65C1168EPWR	PW	16	SITE 41	346.0	346.0	29.0
SN65C1168ERGYR	RGY	16	SITE 41	190.0	212.7	31.75

## **MECHANICAL DATA**



F. Package complies to JEDEC MO-241 variation BB.



Æ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

The Pin 1 identifiers are either a molded, marked, or metal feature.


#### TEXAS INSTRUMENTS www.ti.com

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### Bottom View

NOTE: All linear dimensions are in millimeters


Exposed Thermal Pad Dimensions

## LAND PATTERN



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

#### PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated