#### 查询SN75LVDS9637DG4供应商

## 捷多邦,专业PCB打**SNI75LVDS32)念NI** SLVDS9637 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS360B - JUNE 1999 - REVISED JUNE 2001

- Meets or Exceeds the Requirements of ANSI TIA/EIA-644 Standard
- Operates With a Single 3.3-V Supply
- Designed for Signaling Rate of up to 155 Mbps
- Differential Input Thresholds ±100 mV Max
- Low-Voltage TTL (LVTTL) Logic Output Levels
- Open-Circuit Fail Safe
- Characterized For Operation From 0°C to 70°C

#### description

The SN75LVDS32 and SN75LVDS9637 are differential line receivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and

SN75LVDS32D (Marked as 75LVDS32) SN75LVDS32PW (Marked as DS32) (TOP VIEW)					
1B [ 1A [ 1Y [ 2Y [ 2A [ 2B [ GND [	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V <sub>CC</sub> 4B 4A 4Y G 3Y 3A 3B		

SN75LVDS9637D (Marked as DF637 or 7L9637) SN75LVDS9637DGK (Marked as AXI) (TOP VIEW)

	(		,
V <sub>CC</sub> 1Y 2Y GND	[ 1 [ 2 [ 3 [ 4	8 7 6 5	] 1A ] 1B ] 2A ] 2B

allow operation with a 3.3-V supply rail. Any of the four differential receivers provides a valid logical output state with a ±100 mV allow operation with a differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver and multiple receivers) data transmission over controlled impedance media of approximately  $100 \Omega$ . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN75LVDS32 and SN75LVDS9637 are characterized for operation from 0°C to 70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS360B - JUNE 1999 - REVISED JUNE 2001

## logic diagram






## **Function Tables**

SN75LVDS32				
DIFFERENTIAL INPUT	ENAE	BLES	OUTPUT	
А, В	G	G	Y	
$V_{ID} \ge 100 \text{ mV}$	H	X	H	
	X	L	H	
–100 mV < V <sub>ID</sub> < 100 mV	H	X	?	
	X	L	?	
$V_{ID} \le -100 \text{ mV}$	H	X	L	
	X	L	L	
Х	L	Н	Z	
Open	H	X	H	
	X	L	H	

H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate



SLLS360B - JUNE 1999 - REVISED JUNE 2001



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### **Function Table**


logic symbol<sup>†</sup>

SN75L	VDS9637

DIFFERENTIAL INPUT	OUTPUT
А, В	Y
$V_{ID} \ge 100 \text{ mV}$	Н
–100 mV < V <sub>ID</sub> < 100 mV	?
$V_{ID} \le -100 \text{ mV}$	L
Open	Н

H = high level, L = low level, ? = indeterminate

# logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SLLS360B - JUNE 1999 - REVISED JUNE 2001

## equivalent input and output schematic diagrams



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Input voltage range, V <sub>1</sub>	$-0.5$ V to V <sub>CC</sub> + 0.5 V
Input voltage range, V <sub>I</sub> (A or B)	–0.5 V to 4 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage

es,	except differential	I/O bus	voltages,	are with	respect to	the network	ground t	erminal.
-----	---------------------	---------	-----------	----------	------------	-------------	----------	----------

DISSIPATION RATING TABLE						
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING			
D (8)	725 mW	5.8 mW/°C	464 mW			
D (16)	950 mW	7.6 mW/°C	608 mW			
PW	774 mW	6.2 mW/°C	496 mW			
DGK	425 mW	3.4 mW/°C	272 mW			


<sup>‡</sup>This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.



SLLS360B - JUNE 1999 - REVISED JUNE 2001

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3	3.3	3.6	V
High-level input voltage, VIH	G, G	2			V
Low-level input voltage, V <sub>IL</sub>	G, G			0.8	V
Magnitude of differential input voltage, $ V_{ID} $	-	0.1		0.6	V
Common-mode input voltage, V <sub>IC</sub> (see Figure 1)		$\frac{ V_{ID} }{2}$	2	$2.4 - \frac{ V_{ID} }{2}$	V
				V <sub>CC</sub> – 0.8	V
Operating free-air temperature, TA		0		70	°C





SLLS360B - JUNE 1999 - REVISED JUNE 2001

SN75LVDSxxxx electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		SN75LVDS32, SN75LVDS9637			UNIT
					MIN	түр†	MAX	
VITH+	Positive-going differential input voltage thresh	nold	See Figure 2	and Table 1			100	mV
VITH-	Negative-going differential input voltage thres	shold‡	See Figure 2		-100			mV
VOH	High-level output voltage		$I_{OH} = -8 \text{ mA}$		2.4			V
VOL	Low-level output voltage		I <sub>OL</sub> = 8 mA				0.4	V
		SN75LVDS32	Enabled,	No load		10	18	
ICC	Supply current	SIN75LVD332	Disabled			0.25	0.5	mA
		SN75LVDS9637	No load			5.5	10	
	Input ourrent (A or P inpute)		$V_{I} = 0$		-2	-10	-20	
11	Input current (A or B inputs)		VI = 2.4 V		-1.2	-3		μΑ
II(OFF)	Power-off input current (A or B inputs)		$V_{CC} = 0,$	V <sub>I</sub> = 3.6 V		6	20	μΑ
Ιн	High-level input current (G, or $\overline{G}$ inputs)		V <sub>IH</sub> = 2 V				10	μΑ
١ <sub>IL</sub>	Low-level input current (G, or $\overline{G}$ inputs)		V <sub>IL</sub> = 0.8 V				10	μΑ
IOZ	High-impedance output current		$V_{O} = 0 \text{ or } V_{C}$	С			±10	μΑ

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$  and with  $V_{CC} = 3.3$  V.

<sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for the negative-going differential input voltage threshold only.

# SN75LVDSxxxx switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN SN7	UNIT		
			MIN	TYP†	MAX	
<sup>t</sup> pLH	Propagation delay time, low-to-high-level output			2.1	6	ns
<sup>t</sup> pHL	Propagation delay time, high-to-low-level output			2.1	6	ns
<sup>t</sup> sk(p)	Pulse skew ( tpHL - tpLH )			0.6	1.5	ns
<sup>t</sup> sk(o)	Channel-to-channel output skew <sup>†</sup>	C <sub>L</sub> = 100 pF, See Figure 3		0.7	1.5	ns
<sup>t</sup> sk(pp)	Part-to-part skew <sup>‡</sup>	1			0.6	ns
t <sub>r</sub>	Output signal rise time, 20% to 80%	7			0.6	ns
t <sub>f</sub>	Output signal fall time, 80% to 20%				1	ns
<sup>t</sup> pHZ	Propagation delay time, high-level-to-high-impedance output				25	ns
<sup>t</sup> pLZ	Propagation delay time, low-level-to-high-impedance output				25	ns
<sup>t</sup> pZH	Propagation delay time, high-impedance-to-high-level output	See Figure 4			25	ns
<sup>t</sup> pZL	Propagation delay time, high-impedance-to-low-level output	7			25	ns

<sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

<sup>‡</sup> t<sub>sk(p)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output

§ tsk(0) is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

Itsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.



SLLS360B - JUNE 1999 - REVISED JUNE 2001

# PARAMETER MEASUREMENT INFORMATION





Figure 2. Voltage Definitions

APP VOLT		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE
VIA	V <sub>IB</sub>	V <sub>ID</sub>	VIC
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	–100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	–600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	–600 mV	0.3 V

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages
---



SLLS360B - JUNE 1999 - REVISED JUNE 2001




## PARAMETER MEASUREMENT INFORMATION

- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.
  - B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 3. Timing Test Circuit and Wave Forms



SLLS360B - JUNE 1999 - REVISED JUNE 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.

B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 4. Enable/Disable Time Test Circuit and Wave Forms



SLLS360B - JUNE 1999 - REVISED JUNE 2001


## APPLICATION INFORMATION

#### using an LVDS receiver with RS-422 data

Receipt of data from a TIA/EIA-422 line driver may be accomplished using a TIA/EIA-644 line receiver with the addition of an attenuator circuit. This technique gives the user a very high-speed and low-power 422 receiver.

If the ground noise between the transmitter and receiver is not a concern (less than  $\pm 1$  V), the answer can be as simple as shown below in Figure 5. The use of a resistor divider circuit in front of the LVDS receiver attenuates the 422 differential signal to LVDS levels.

The resistors present a total differential load of  $100 \Omega$  to match the characteristic impedance of the transmission line and to reduce the signal 10:1. The maximum 422 differential output signal or 6 V is reduced to 600 mV. The high input impedance of the LVDS receiver prevents input bias offsets and maintains a better than 200-mV differential input voltage threshold at the inputs to the divider. This circuit is used in front of each LVDS channel that also receives 422 signals.



NOTE A: The components used were standard values.

R1, R2 = NRC12F45R3TR, NIC Components, 45.3 Ohm, 1/8W, 1%, 1206 Package R3, R4 = NRC12F5R11TR, NIC Components, 5.11 Ohm, 1/8W, 1%, 1206 Package

The resistor values do not need to be 1% tolerance. However, it can be difficult locating a supplier of resistors having values less than 100  $\Omega$  in stock and readily available. The user may find other suppliers with comparable parts having tolerances of 5% or even 10%. These parts are adequate for use in this circuit.

#### Figure 5. RS-422 Data Input to an LVDS Receiver Under Low Ground Noise Conditions


If ground noise between the RS-422 driver and LVDS receiver is a concern, then the common-mode voltage must be attenuated. The circuit must then be modified to connect the node between R3 and R4 to the LVDS receiver ground. This modification to the circuit increases the common-mode voltage from  $\pm 1$  V to greater than  $\pm 4.5$  V.



SLLS360B - JUNE 1999 - REVISED JUNE 2001


### **APPLICATIONS INFORMATION**

The devices are generally used as building blocks for high-speed point-to-point data transmission where ground differences are less than 1 V. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers approach ECL speeds without the power and dual supply requirements.



NOTE A: This parameter is the percentage of distortion of the unit interval (UI) with a pseudorandom data pattern.

#### Figure 6. Typical Transmission Distance vs Signaling Rate




- NOTES: A. Place a 0.1 µF and a 0.001 µF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V<sub>CC</sub> and the ground plane. The capacitors should be located as close as possible to the device terminals.
  - B. The termination resistance value should match the nominal characteristic impedance of the transmission media with ±10%.
  - C. Unused enable inputs should be tied to  $\mathsf{V}_{CC}$  or GND as appropriate.

Figure 7. Typical Application Circuit Schematic



SLLS360B - JUNE 1999 - REVISED JUNE 2001



#### **APPLICATION INFORMATION**

NOTES: A. Resistors are leadless thick-film (0603) 5% tolerance.

- B. Decoupling capacitance is not shown but recommended.
  - C. V<sub>CC</sub> is 3 V to 3.6 V.
  - D. The differential output voltage of the 'LVDS31 can exceed that allowed by IEEE1394.

Figure 8. 100-Mbps IEEE 1394 Transceiver



SLLS360B - JUNE 1999 - REVISED JUNE 2001

## **APPLICATION INFORMATION**

### fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV if it is within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 9. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high level, regardless of the differential input voltage.





Figure 9. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.



SLLS360B - JUNE 1999 - REVISED JUNE 2001



- NOTES: A. Place a 0.1 µF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V<sub>CC</sub> and the ground plane. The capacitor should be located as close as possible to the device terminals.
  - B. The termination resistance value should match the nominal characteristic impedance of the transmission media with ±10%.
  - C. Unused enable inputs should be tied to  $\mathsf{V}_{CC}$  or GND as appropriate.

#### Figure 10. Operation With 5-V Supply

### related information

IBIS modeling is available for this device. Please contact the local TI sales office or the TI Web site at *www.ti.com* for more information.

For more application guidelines, please see the following documents:

- Low-Voltage Differential Signalling Design Notes (TI literature SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (TI literature SLLA038)
- Reducing EMI with LVDS (TI literature SLLA030)
- Slew Rate Control of LVDS Circuits (TI literature SLLA034)
- Using an LVDS Receiver with RS-422 Data (TI literature SLLA031)
- Evaluating the LVDS EVM (TI literature SLLA033)




SLLS360B - JUNE 1999 - REVISED JUNE 2001

## **MECHANICAL INFORMATION**

## PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G\*\*) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012




SLLS360B - JUNE 1999 - REVISED JUNE 2001

## **MECHANICAL INFORMATION**

## DGK (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187




SLLS360B - JUNE 1999 - REVISED JUNE 2001

### **MECHANICAL INFORMATION**

## PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153





# PACKAGE OPTION ADDENDUM

8-Jan-2007

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75LVDS32D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS32DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS32DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS9637D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS9637DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS9637DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS9637DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated