

# CY7C006 CY7C016

### **Features**

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- 16K x 8 organization (CY7C006)
- 16K x 9 organization (CY7C016)
- 0.65-micron CMOS for optimum speed/power
- High-speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 140 mA (typ.)
- Fully asynchronous operation
- Automatic power-down
- TTL compatible
- Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device
- Busy arbitration scheme provided
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Available in 68-pin PLCC (7C006), 64-pin (7C006) and 80-pin (7C016) TQFP
- Pin compatible and functional equivalent to IDT7006/IDT7016

### **Functional Description**


The CY7C006 and CY7C016 are high-speed CMOS 16K x 8 and 16K x 9 dual-port static RAMs. Various arbitration

# 16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy

schemes are included on the CY7C006/016 to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C006/016 can be utilized as a standalone 128-/144-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16-/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16-/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (\overline{CE}), Read or Write Enable (R/\overline{W}), and Output Enable (\overline{OE}). Two flags, BUSY and INT, are provided on each port. BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Enable (\overline{CE}) pin or SEM pin.

The CY7C006 and CY7C016 are available in 68-pin PLCC (CY7C006), 64-pin (CY7C006) TQFP, and 80-pin (CY7C016) TQFP.



BUSY is an output in master mode and an input in slave mode.


Interrupt: push-pull output and requires no pull-up resistor.

dZSC.COM




# **Pin Configurations**

### 68-Pin PLCC Top View



### 64-Pin TQFP Top View




### Note:

3. I/O for CY7C016 only.



# Pin Configurations (continued)





# **Pin Definitions**

Left Port	Right Port	Description
I/O <sub>0L-7L(8L)</sub>	I/O <sub>0R-7R(8R)</sub>	Data Bus Input/Output
A <sub>0L-13L</sub>	A <sub>0R-13R</sub>	Address Lines
CEL	CER	Chip Enable
ŌĒL	ŌĒ <sub>R</sub>	Output Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
SEML	SEM <sub>R</sub>	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O <sub>0</sub> pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag. $\overline{\text{INT}}_{\text{L}}$ is set when right port writes location 3FFE and is cleared when left port reads location 3FFE. $\overline{\text{INT}}_{\text{R}}$ is set when left port writes location 3FFF and is cleared when right port reads location 3FFF.
BUSYL	BUSY <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground



### **Selection Guide**

	7C006-15 7C016-15	7C006-25 7C016-25	7C006-35 7C016-35	7C006-55 7C016-55
Maximum Access Time (ns)	15	25	35	55
Maximum Operating Current (mA)	260	220	210	200
Maximum Standby Current for I <sub>SB1</sub> (mA)	70	60	50	40

# **Maximum Ratings**

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ......–55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State ......-0.5V to +7.0V

DC Input Voltage<sup>[4]</sup>.....--0.5V to +7.0V

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	−40°C to +85°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

					C006-		7C006-25 7C016-25			
Parameter	Description	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 4.0 mA				0.4			0.4	V
V <sub>IH</sub>				2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage				0.8			0.8	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	$GND \le V_I \le V_{CC}$			+10	-10		+10	μΑ
l <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, GND $\leq V_O \leq V_{CC}$		-10		+10	-10		+10	μΑ
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Com'l		170	260		160	220	mA
		Outputs Disabled	Ind					160	270	
I <sub>SB1</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[5]}$	Com'l		50	70		40	60	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{[5]}$	Ind					40	75	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ or $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[5]}$	Com'l		110	170		90	130	mA
	(One Port TTL Level)	$f = f_{MAX}^{[5]}$	Ind					90	150	
I <sub>SB3</sub>	Standby Current	Both Ports	Com'l		3	15		3	15	mA
	(Both Ports CMOS Levels) $\overline{\text{CE}}$ and $\overline{\text{CE}}_R \ge V_{\text{CC}} - 0.2V$ , $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$ or $V_{\text{IN}} \le 0.2V$ , $f = 0^{[5]}$	CE and $CE_R \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{[5]}$	Ind					3	15	
I <sub>SB4</sub>	Standby Current	One Port	Com'l		100	150		80	120	mA
	(One Port CMOS Level)	$\begin{array}{l} \overline{\text{CE}}_{L} \text{ or } \overline{\text{CE}}_{R} \geq \text{V}_{CC} - 0.2 \text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.2 \text{V or} \\ \text{V}_{\text{IN}} \geq 0.2 \text{V}, \text{ Active} \\ \text{Port Outputs, f} = \text{f}_{\text{MAX}}^{[5]} \end{array}$	Ind					80	130	

<sup>4.</sup> Pulse width < 20 ns.

<sup>5.</sup>  $f_{MAX} = 1/t_{RC} = All$  inputs cycling at  $f = 1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $I_{SB3}$ .




# **Electrical Characteristics** (continued)

				_	C006-3		7C006-55 7C016-55			
Parameter	Description	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4			2.4			V
$V_{OL}$	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$				0.4			0.4	V
V <sub>IH</sub>				2.2			2.2			V
$V_{IL}$	Input LOW Voltage					0.8			0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-10		+10	-10		+10	μΑ
I <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>		-10		+10	-10		+10	μΑ
I <sub>CC</sub>	Operating Current $V_{CC} = Max., I_{OUT} = 0 \text{ mA}$		Com'l		150	210		140	200	mA
		Outputs Disabled	Ind		150	250		140	240	
I <sub>SB1</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[5]}$	Com'l		30	50		20	40	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{[5]}$	Ind		30	65		20	55	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ or $\overline{CE}_R \ge V_{IH}$ ,	Com'l		80	120		70	100	mΑ
	(One Port TTL Level)	$f = f_{MAX}^{[5]}$	Ind		80	130		70	115	
I <sub>SB3</sub>	Standby Current	Both Ports	Com'l		3	15		3	15	mΑ
	(Both Ports CMOS Levels)	$\overline{\text{CE}}$ and $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$ , $\text{f} = 0^{[5]}$	Ind		3	15		3	15	
I <sub>SB4</sub>	Standby Current	One Port	Com'l		70	100		60	90	mA
	(One Port CMOS Level)	$\label{eq:continuous_continuous_continuous} \begin{split} \overline{CE}_L \text{ or } \overline{CE}_R &\geq V_{CC} - 0.2 \text{V}, \\ V_{IN} &\geq V_{CC} - 0.2 \text{V or} \\ V_{IN} &\leq 0.2 \text{V}, \text{ Active} \\ \text{Port Outputs, } f &= f_{MAX}^{[5]} \end{split}$	Ind		70	110		60	95	

# Capacitance<sup>[6]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}$ ,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF

# **AC Test Loads and Waveforms**



### Note:

6. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics Over the Operating Range<sup>[7]</sup>

			006-15 016-15		006-25 016-25		006-35 016-35		006-55 016-55	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE									
t <sub>RC</sub>	Read Cycle Time	15		25		35		55		ns
t <sub>AA</sub>	Address to Data Valid		15		25		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		15		25		35		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		10		13		20		25	ns
t <sub>LZOE</sub> [8, 9, 10]	OE Low to Low Z	3		3		3		3		ns
t <sub>HZOE</sub> [8, 9, 10]	OE HIGH to High Z		10		15		15		25	ns
t <sub>LZCE</sub> [8, 9, 10]	CE LOW to Low Z	3		3		3		3		ns
t <sub>HZCE</sub> [8, 9, 10]	CE HIGH to High Z		10		15		15		25	ns
t <sub>PU</sub> <sup>[10]</sup>	CE LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub> <sup>[10]</sup>	CE HIGH to Power-Down		15		25		35		55	ns
WRITE CY	CLE									
t <sub>WC</sub>	Write Cycle Time	15		25		35		55		ns
t <sub>SCE</sub>	CE LOW to Write End	12		20		30		45		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		20		30		45		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		20		25		40		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		15		15		25		ns
t <sub>HD</sub> <sup>[11]</sup>	Data Hold From Write End	0		0		0		0		ns
t <sub>HZWE</sub> [9, 10]	$R/\overline{W}$ LOW to High Z		10		15		20		25	ns
t <sub>LZWE</sub> [9, 10]	$R/\overline{W}$ HIGH to Low Z	3		3		3		3		ns
t <sub>WDD</sub> <sup>[12]</sup>	Write Pulse to Data Delay		30		50		60		80	ns
t <sub>DDD</sub> <sup>[12]</sup>	Write Data Valid to Read Data Valid		25		30		35		60	ns
BUSY TIMI	NG <sup>[13]</sup>									
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20		30	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		15		20		20		30	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20		30	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		15		17		25		30	ns
t <sub>PS</sub>	Port Set-Up for Priority	5		5		5		5		ns
t <sub>WB</sub>	R/W LOW after BUSY LOW	0		0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	13		17		25		30		ns
t <sub>BDD</sub> <sup>[14]</sup>	BUSY HIGH to Data Valid		Note 13		Note 13		Note 13		Note 13	ns

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OI}/I_{OH}$  and 30-pF load capacitance.
- At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZOE</sub>.
- Test conditions used are Load 3.

- 10. This parameter is guaranteed but not tested.
   11. Must be met by the device writing to the RAM under all operating conditions.
   12. For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
   13. Test conditions used are Load 2.
   14. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub> t<sub>PWE</sub> (actual) or t<sub>DDD</sub> t<sub>SD</sub> (actual).




# **Switching Characteristics** Over the Operating Range<sup>[7]</sup> (continued)


			006-15 016-15		006-25 016-25		006-35 016-35		006-55 016-55	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUP	INTERRUPT TIMING <sup>[13]</sup>									
t <sub>INS</sub>	INT Set Time		15		25		25		30	ns
t <sub>INR</sub>	INT Reset Time		15		25		25		30	ns
SEMAPHO	RE TIMING									
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		10		15		20		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		5		ns
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		5		ns

# **Switching Waveforms**

# Read Cycle No. 1 (Either Port Address Access)<sup>[15, 16]</sup>




# Read Cycle No. 2 (Either Port CE/OE Access)[15, 17, 18]




- R/W is HIGH for read cycle.
   Device is continuously selected \(\overline{CE} = LOW\) and \(\overline{OE} = LOW\). This waveform cannot be used for semaphore reads.
   Address valid prior to or coincident with \(\overline{CE}\) transition LOW.
   \(\overline{CE}\_L = L, \overline{SEM} = H\) when accessing RAM. \(\overline{CE} = H, \overline{SEM} = L\) when accessing semaphores.



# Read Timing with Port-to-Port Delay (M/S=L)[19, 20]



# Write Cycle No. 1: $\overline{\text{OE}}$ Three-State Data I/Os (Either Port)[21, 22, 23]



- 19. BUSY = HIGH for the writing port.
   20. CE<sub>L</sub> = CE<sub>R</sub> = LOW.


- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  or  $\overline{SEM}$  LOW and  $R\overline{W}$  LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

  If  $\overline{OE}$  is LOW during a  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $(t_{HZWE} + t_{SD})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{SD}$ . If  $\overline{OE}$  is HIGH during a  $R\overline{W}$  controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.


  23. R/W must be HIGH during all address transitions.



Write Cycle No. 2:  $R/\overline{W}$  Three-State Data I/Os (Either Port) $^{[20,\ 22,\ 24]}$ 




# Semaphore Read After Write Timing, Either ${\rm Side}^{[25]}$




<sup>24. &</sup>lt;u>Data I/O</u> pins enter high-impedance when  $\overline{\text{OE}}$  is held LOW during write. 25.  $\overline{\text{CE}} = \text{HIGH}$  for the duration of the above timing (both write and read cycle).




# Semaphore Contention [26, 27, 28]



# Read with BUSY (M/S=HIGH)[19]



# Write Timing with Busy Input (M/S=LOW)



- 26.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ .


  27. Semaphores are reset (available to both ports) at cycle start.

  28. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.




# Busy Timing Diagram No. 1 (CE Arbitration)[29]


### **CE**<sub>L</sub> Valid First:



### **CE<sub>R</sub>Valid First:**



### Busy Timing Diagram No. 2 (Address Arbitration)<sup>[28]</sup> Left Address Valid First:




- 29. If tpg is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.
- 30. t<sub>HA</sub> depends on which enable pin (CE<sub>L</sub> or R\overline{W}<sub>L</sub>) is deasserted first.
  31. t<sub>INS</sub> or t<sub>INR</sub> depends on which enable pin (CE<sub>L</sub> or R\overline{W}<sub>L</sub>) is asserted last.

C006-26



# Switching Waveforms (continued)

# **Interrupt Timing Diagrams**





### **Architecture**

The CY7C006/016 consists of a an array of 16K words of 8/9 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{R/W}}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a  $\overline{\text{BUSY}}$  pin is provided on each port. Two Interrupt ( $\overline{\text{INT}}$ ) pins can be utilized for port-to-port communication. Two Semaphore ( $\overline{\text{SEM}}$ ) control pins are used for allocating shared resources. With the M/ $\overline{\text{S}}$  pin, the CY7C006/016 can function as a Master ( $\overline{\text{BUSY}}$  pins are outputs) or as a slave ( $\overline{\text{BUSY}}$  pins are inputs). The CY7C006/016 has an automatic power-down feature controlled by  $\overline{\text{CE}}$ . Each port is provided with its own Output Enable control ( $\overline{\text{OE}}$ ), which allows data to be read from the device.

### **Functional Description**

### **Write Operation**

Data must be set up for a duration of  $t_{SD}$  before the rising edge of  $R.\overline{W}$  in order to guarantee a valid write. A write operation is controlled by either the  $\overline{OE}$  pin (see Write Cycle No.1 waveform) or the  $R.\overline{W}$  pin (see Write Cycle No.2 waveform). Data can be written to the device  $t_{HZOE}$  after the  $\overline{OE}$  is deasserted or  $t_{HZWE}$  after the falling edge of  $R.\overline{W}$ . Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{\rm DDD}$  after the data is presented on the other port.

Table 1. Non-Contending Read/Write

	Inputs			Outputs	
CE	R/W	ΘE	SEM	I/O <sub>0-7/8</sub>	Operation
Н	Х	Χ	Н	High Z	Power-Down
Н	Н	L	L	Data Out	Read Data in Semaphore
Х	Х	Н	Х	High Z	I/O Lines Disabled
Н		Χ	L	Data In	Write to Semaphore
L	Н	L	Н	Data Out	Read
L	L	Χ	Н	Data In	Write
L	Х	Х	L		Illegal Condition

### **Read Operation**

When reading the device, the user must assert both the OE and CE pins. Data will be available t<sub>ACE</sub> after CE or t<sub>DOE</sub> after OE are asserted. If the user of the CY7C006/016 wishes to access a sema-phore flag, then the SEM pin must be asserted instead of the CE pin.

#### Interrupts

The interrupt flag ( $\overline{\text{INT}}$ ) permits communications between ports. When the left port writes to location 3FFF(HEX), the right port's interrupt flag ( $\overline{\text{INT}}_R$ ) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag ( $\overline{\text{INT}}_L$ ) is accomplished when the right port writes to location 3FFE(HEX). This flag is cleared when the left port reads location 3FFE(HEX). The message at 3FFE(HEX) and 3FFF(HEX) is user-defined. See *Table 2* for input requirements for  $\overline{\text{INT}}_L$   $\overline{\text{INT}}_R$  and  $\overline{\text{INT}}_L$  are push-pull outputs and do not require pull-up resistors to operate.

#### Busy

The CY7C006/016 provides on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{\text{CE}}$ s are asserted and an address match occurs within  $t_{PS}$  of each other the Busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not guaranteed which one.  $\overline{\text{BUSY}}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.  $\overline{\text{BUSY}}_L$  and  $\overline{\text{BUSY}}_R$  in master mode are push-pull outputs and do not require pull-up resistors to operate.

### Master/Slave

An M/ $\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is connected to the  $\overline{BUSY}$  input of the slave. This will allow the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the  $\overline{BUSY}$  input has settled ( $t_{BLA}$ ). Otherwise, the slave chip may begin a write cycle during a contention situation. When presented a HIGH input, the  $\overline{M/S}$  pin allows the device to be used as a master and therefore the  $\overline{BUSY}$  line is an output.  $\overline{BUSY}$  can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C006/016 provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD} + t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.

Table 2. Interrupt Operation Example (assumes BUSY<sub>I</sub> = BUSY<sub>R</sub>=HIGH)

		Left Port					Right Port				
Function	R/W	CE	OE	A <sub>0L-13L</sub>	INT	R/W	CE	OE	A <sub>0R-13R</sub>	ĪNT	
Set Left INT	Х	Х	Х	Х	L	L	L	Х	3FFE	Х	
Reset Left INT	Х	L	L	3FFE	Н	Х	L	L	Х	Х	
Set Right INT	L	L	Х	3FFF	Х	Х	Х	Х	Х	L	
Reset Right INT	Х	Х	Х	Х	Х	Х	L	L	3FFF	Н	



Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip enable for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{\text{OE}}$  and  $\overline{\text{RW}}$  are used in the same manner as a normal memory access.When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a 0 is written to the left port of an unused semaphore, a 1 will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0) while the left port had control,

the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Initialization of the semaphore is not automatic and must be reset during initialization program at power-up. All Semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0-7/8</sub> Left	I/O <sub>0-7/8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore

### **Ordering Information**

### 16K x8 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C006-15AC	A65	64-Lead Thin Quad Flat Package	Commercial
	CY7C006-15JC	J81	68-Lead Plastic Leaded Chip Carrier	
25	CY7C006-25AC	A65	64-Lead Thin Quad Flat Package	Commercial
	CY7C006-25JC	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C006-25AI	A65	64-Lead Thin Quad Flat Package	Industrial
	CY7C006-25JI	J81	68-Lead Plastic Leaded Chip Carrier	
35	CY7C006-35AC	A65	64-Lead Thin Quad Flat Package	Commercial
	CY7C006-35JC	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C006-35AI	A65	64-Lead Thin Quad Flat Package	Industrial
	CY7C006-35JI	J81	68-Lead Plastic Leaded Chip Carrier	
55	CY7C006-55AC	A65	64-Lead Thin Quad Flat Package	Commercial
	CY7C006-55JC	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C006-55AI	A65	64-Lead Thin Quad Flat Package	Industrial
	CY7C006-55JI	J81	68-Lead Plastic Leaded Chip Carrier	



# Ordering Information (continued)


### 16K x9 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C016-15AC	A80	80-Lead Thin Quad Flat Package	Commercial
25	CY7C016-25AC	A80	80-Lead Thin Quad Flat Package	Commercial
	CY7C016-25AI	A80	80-Lead Thin Quad Flat Package	Industrial
35	CY7C016-35AC	A80	80-Lead Thin Quad Flat Package	Commercial
	CY7C016-35AI	A80	80-Lead Thin Quad Flat Package	Industrial
55	CY7C016-55AC	A80	80-Lead Thin Quad Flat Package	Commercial
	CY7C016-55AI	A80	80-Lead Thin Quad Flat Package	Industrial

Document #: 38-00416-B

# **Package Diagrams**


### 64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65





### Package Diagrams (continued)

### 80-Pin Thin Plastic Quad Flat Pack A80



### 68-Lead Plastic Leaded Chip Carrier J81

