



SBAS018A – JANUARY 1992 – REVISED SEPTEMBER 2003

12-Bit 10 μ s Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER

FEATURES


- 100kHz SAMPLING RATE
- 72dB SINAD WITH 45kHz INPUT
- $\pm 1/2$ LSB INL AND DNL
- SIX SPECIFIED INPUT RANGES
- SERIAL OUTPUT
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 16-BIT ADS7809
- USES INTERNAL OR EXTERNAL REFERENCE
- 100mW MAX POWER DISSIPATION
- 0.3" SO-20
- SIMPLE DSP INTERFACE

DESCRIPTION

The ADS7808 is a complete 12-bit sampling analog-to-digital using state-of-the-art CMOS structures. It contains a 12-bit capacitor-based SAR A/D with S/H, reference, clock, and a serial data interface. Data can be output using the internal clock, or can be synchronized to an external data clock. The ADS7808 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS7808 is specified at a 100kHz sampling rate, and specified over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including ± 10 V and 0V to 5V, while an innovative design operates from a single +5V supply, with power dissipation under 100mW.

The ADS7808 is available in a 0.3" SO-20, fully specified for operation over the industrial -40°C to $+85^{\circ}\text{C}$ range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | |
|---|---|
| Analog Inputs: R1 _{IN} | ±25V |
| R2 _{IN} | ±25V |
| R3 _{IN} | ±25V |
| CAP | V _{ANA} +0.3V to AGND2 -0.3V |
| REF | Indefinite Short to AGND2, Momentary Short to V _{ANA} |
| Ground Voltage Differences: DGND, AGND2 | ±0.3V |
| V _{ANA} | 7V |
| V _{DIG} to V _{ANA} | +0.3 |
| V _{DIG} | 7V |
| Digital Inputs | -0.3V to V _{DIG} +0.3V |
| Maximum Junction Temperature | +165°C |
| Internal Power Dissipation | 700mW |
| Lead Temperature (soldering, 10s) | +300°C |

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | MAXIMUM INTEGRAL LINEARITY ERROR (LSB) | MINIMUM SIGNAL-TO-(NOISE + DISTORTION) RATIO (DB) | PACKAGE-LEAD | PACKAGE DESIGNATOR ⁽¹⁾ | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|-----------|--|---|--------------|-----------------------------------|-----------------------------|-----------------|-----------------|---------------------------|
| ADS7808U | ±0.9 | 70 | SO-20 | DW | -40°C to +85°C | ADS7808U | ADS7808U | Tube, 38 |
| " | " | " | " | " | " | " | ADS7808U/1K | Tape and Reel, 1000 |
| ADS7808UB | ±0.45 | 72 | " | " | " | ADS7808UB | ADS7808UB | Tube, 38 |
| " | " | " | " | " | " | " | ADS7808UB/1K | Tape and Reel, 1000 |

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

ELECTRICAL CHARACTERISTICS

At T_A = -40°C to +85°C, f_S = 100kHz, V_{DIG} = V_{ANA} = +5V, using internal reference and fixed resistors as shown in Figure 4, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7808U | | | ADS7808UB | | | UNITS |
|--|----------------------------------|----------|-----------|------------------------------------|-----------|-----|-------|--------------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| RESOLUTION | | | | 12 | | | * | Bits |
| ANALOG INPUT | | | | | | | | |
| Voltage Ranges | | | | ±10V, 0V to 5V, etc. (See Table I) | | | | |
| Impedance | | | | See Table I | | | | |
| Capacitance | | | 35 | | | * | | pF |
| THROUGHPUT SPEED | | | | | | | | |
| Conversion Time | | | 5.7 | 8 | | * | * | µs |
| Complete Cycle | Acquire and Convert | | | 10 | | | * | µs |
| Throughput Rate | | 100 | | | * | | | kHz |
| DC ACCURACY | | | | | | | | |
| Integral Linearity Error | | | | ±0.9 | | | ±0.45 | LSB ⁽¹⁾ |
| Differential Linearity Error | | | | ±0.9 | | | ±0.45 | LSB |
| No Missing Codes | | | Specified | | | * | | |
| Transition Noise ⁽²⁾ | | | 0.1 | | | * | | LSB |
| Full Scale Error ^(3,4) | | | | ±0.5 | | | ±0.25 | % |
| Full Scale Error Drift | | | ±7 | | | ±5 | | ppm/°C |
| Full Scale Error ^(3,4) | Ext. 2.5000V Ref | | | ±0.5 | | | ±0.25 | % |
| Full Scale Error Drift | Ext. 2.5000V Ref | | ±2 | | | * | | ppm/°C |
| Bipolar Zero Error ⁽³⁾ | Bipolar Ranges | | ±2 | ±10 | | ±2 | * | mV |
| Bipolar Zero Error Drift | Bipolar Ranges | | | | | | | ppm/°C |
| Unipolar Zero Error ⁽³⁾ | 0V to 10V Range | | | ±5 | | | * | mV |
| | 0V to 4V Range | | | ±3 | | | * | mV |
| | 0V to 5V Range | | | ±3 | | | * | mV |
| Unipolar Zero Error Drift | Unipolar Ranges | | ±2 | | | * | | ppm/°C |
| Recovery to Rated Accuracy after Power Down | 1µF Capacitor to CAP | | 1 | | | * | | ms |
| Power Supply Sensitivity (V _{DIG} = V _{ANA} = V _D) | +4.75V < V _D < +5.25V | | | ±0.5 | | | * | LSB |
| AC ACCURACY | | | | | | | | |
| Spurious-Free Dynamic Range | f _{IN} = 45kHz | 80 | 90 | | * | * | | dB ⁽⁵⁾ |
| Total Harmonic Distortion | f _{IN} = 45kHz | | -90 | -80 | | * | * | dB |
| Signal-to-(Noise+Distortion) | f _{IN} = 45kHz | 70 | 73 | | 72 | * | | dB |
| Signal-to-Noise | f _{IN} = 45kHz | 70 | 73 | | 72 | * | | dB |
| Full-Power Bandwidth ⁽⁶⁾ | | | 250 | | | * | | kHz |

ELECTRICAL CHARACTERISTICS (Cont.)

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_S = 100\text{kHz}$, $V_{\text{DIG}} = V_{\text{ANA}} = +5\text{V}$, using internal reference and fixed resistors shown in Figure 4, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7808U | | | ADS7808UB | | | UNITS |
|---|---|---|-------|---------------------|-----------|-----|----------------------|---------------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| SAMPLING DYNAMICS | | | | | | | | |
| Aperture Delay | FS Step | | 40 | | | * | | ns |
| Aperture Jitter | | Sufficient to meet AC specs | | | | * | | ns |
| Transient Response | | | | 2 | | | * | μs |
| Overvoltage Recovery ⁽⁷⁾ | | | 150 | | | * | | ns |
| REFERENCE | | | | | | | | |
| Internal Reference Voltage | No Load | 2.48 | 2.5 | 2.52 | * | * | * | V |
| Internal Reference Source Current (Must use external buffer) | | | 1 | | | * | | μA |
| External Reference Voltage Range for Specified Linearity | Ext. 2.5000V Ref | 2.3 | 2.5 | 2.7 | * | * | * | V |
| External Reference Current Drain | | | | 100 | | | * | μA |
| DIGITAL INPUTS | | | | | | | | |
| Logic Levels | $V_{\text{IL}} = 0\text{V}$ $V_{\text{IH}} = 5\text{V}$ | | | | | | | |
| V_{IL} | | -0.3 | | +0.8 | * | | * | V |
| $V_{\text{IH}}^{(8)}$ | | +2.0 | | $V_D + 0.3\text{V}$ | * | | * | V |
| I_{IL} | | | | ± 10 | | | * | μA |
| I_{IH} | | | | ± 10 | | | * | μA |
| DIGITAL OUTPUTS | | | | | | | | |
| Data Format | EXT/ $\overline{\text{INT}}$ LOW | Serial 12 bits | | | | | | |
| Data Coding | | Binary Two's Complement or Straight Binary | | | | | | |
| Pipeline Delay | | Conversion results only available after completed conversion. | | | | | | |
| Data Clock | | Selectable for internal or external data clock | | | | | | |
| Internal (Output Only When Transmitting Data) | | 2.3 | | | | * | | MHz |
| External (Can Run Continually) | EXT/ $\overline{\text{INT}}$ HIGH | 0.1 | | 10 | * | | * | MHz |
| V_{OL} | $I_{\text{SINK}} = 1.6\text{mA}$ $I_{\text{SOURCE}} = 500\mu\text{A}$ High-Z State, $V_{\text{OUT}} = 0\text{V}$ to V_{DIG} High-Z State | | | +0.4 | | | * | V |
| V_{OH} | | +4 | | | * | | * | V |
| Leakage Current | | | | ± 5 | | | * | μA |
| Output Capacitance | | | | 15 | | | 15 | pF |
| POWER SUPPLIES | | | | | | | | |
| Specified Performance | Must be $\leq V_{\text{ANA}}$ +4.75 | +4.75 | +5 | +5.25 | * | * | * | V |
| V_{DIG} | | +5 | +5.25 | * | * | * | | |
| V_{ANA} | | 0.3 | | | * | | V | |
| I_{DIG} | | 16 | | | * | | mA | |
| I_{ANA} | | | | | | | mA | |
| Power Dissipation: PWRD LOW PWRD HIGH | $V_{\text{DIG}} = V_{\text{ANA}} = 5\text{V}$, $f_S = 100\text{kHz}$ | | 50 | 100 | | * | * | mW μW |
| TEMPERATURE RANGE | | | | | | | | |
| Specified Performance | | -40 | | +85 | * | | * | $^{\circ}\text{C}$ |
| Derated Performance | | -55 | | +125 | * | | * | $^{\circ}\text{C}$ |
| Storage | | -65 | | +150 | * | | * | $^{\circ}\text{C}$ |
| Thermal Resistance (θ_{JA}) SO | | 75 | | | * | | $^{\circ}\text{C/W}$ | |


* Specifications same as ADS7808U.

NOTES: (1) LSB means Least Significant Bit. For the $\pm 10\text{V}$ input range, one LSB is 4.88mV. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors in Figure 4. Adjustable to zero with external potentiometer. (4) For bipolar input ranges, full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error. (5) All specifications in dB are referred to a full-scale $\pm 10\text{V}$ input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to (Noise + Distortion) degrades to 60dB. (7) Recovers to specified performance after 2 x FS input overvoltage. (8) The minimum V_{IH} level for the DATACLK signal is 3V.

PIN ASSIGNMENTS

| PIN # | NAME | DESCRIPTION |
|-------|------------------|--|
| 1 | R _{1IN} | Analog Input. See Table I and Figure 4 for input range connections. |
| 2 | AGND1 | Analog Ground. Used internally as ground reference point. Minimal current flow. |
| 3 | R _{2IN} | Analog Input. See Table I and Figure 4 for input range connections. |
| 4 | R _{3IN} | Analog Input. See Table I and Figure 4 for input range connections. |
| 5 | CAP | Reference Buffer Capacitor. 2.2μF Tantalum to ground. |
| 6 | REF | Reference Input/Output. Outputs internal 2.5V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2μF Tantalum capacitor. |
| 7 | AGND2 | Analog Ground. |
| 8 | SB/BTC | Select Straight Binary or Binary Two's Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two's complement format. |
| 9 | EXT/INT | Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 12 clock pulses output on DATACLK. |
| 10 | DGND | Digital Ground. |
| 11 | SYNC | Synch Output. If EXT/INT is HIGH, either a rising edge on R/C with CS LOW or a falling edge on CS with R/C HIGH will output a pulse on SYNC synchronized to the external DATACLK. |
| 12 | DATACLK | Either an input or an output depending on the EXT/INT level. Output data will be synchronized to this clock. If EXT/INT is LOW, DATACLK will transmit 12 pulses after each conversion, and then remain LOW between conversions. |
| 13 | DATA | Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/BTC. In the external clock mode, after 12-bits of data, the ADS7808 will output the level input on TAG as long as CS is LOW and R/C is HIGH (see Figure 3.) If EXT/INT is LOW, data will be valid on both the rising and falling edges of DATACLK, and between conversions DATA will stay at the level of the TAG input when the conversion was started. |
| 14 | TAG | Tag Input for use in external clock mode. If EXT/INT is HIGH, digital data input on TAG will be output on DATA with a delay of 12 DATACLK pulses as long as CS is LOW and R/C is HIGH. See Figure 3. |
| 15 | R/C | Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a conversion. When EXT/INT is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is HIGH, a rising edge on R/C with CS LOW, or a falling edge on CS with R/C HIGH, transmits a pulse on SYNC and initiates the transmission of data from the previous conversion. |
| 16 | CS | Chip Select. Internally OR'ed with R/C. |
| 17 | BUSY | Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. CS or R/C must be HIGH when BUSY rises, or another conversion will start without time for signal acquisition. |
| 18 | PWRD | Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register. |
| 19 | V _{ANA} | Analog Supply Input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1μF ceramic and 10μF Tantalum capacitors. |
| 20 | V _{DIG} | Digital Supply Input. Nominally +5V. Connect directly to pin 19. Must be ≤ V _{ANA} . |

PIN CONFIGURATION



| ANALOG INPUT RANGE | CONNECT R _{1IN} VIA 200Ω TO | CONNECT R _{2IN} VIA 100Ω TO | CONNECT R _{3IN} TO | IMPEDANCE |
|--------------------|--------------------------------------|--------------------------------------|-----------------------------|-----------|
| ±10V | V _{IN} | AGND | CAP | 22.9kΩ |
| ±5V | AGND | V _{IN} | CAP | 13.3kΩ |
| ±3.33 | V _{IN} | V _{IN} | CAP | 10.7kΩ |
| 0V to 10V | AGND | V _{IN} | AGND | 13.3kΩ |
| 0V to 5V | AGND | AGND | V _{IN} | 10.0kΩ |
| 0V to 4V | V _{IN} | AGND | V _{IN} | 10.7kΩ |

TABLE I. Input Range Connections. See Figure 4 for complete information.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
|-------------|---|-----|--------------|------|---------------|
| t_1 | Convert Pulse Width | 40 | | 4500 | ns |
| t_2 | $\overline{\text{BUSY}}$ Delay | | | 65 | ns |
| t_3 | $\overline{\text{BUSY}}$ LOW | | | 8 | μs |
| t_4 | $\overline{\text{BUSY}}$ Delay after End of Conversion | 220 | | | ns |
| t_5 | Aperture Delay | 40 | | | ns |
| t_6 | Conversion Time | 5.7 | 8 | | μs |
| t_7 | Acquisition Time | | 2 | | μs |
| $t_6 + t_7$ | Throughput Time | 9 | 10 | | μs |
| t_8 | $\text{R}/\overline{\text{C}}$ LOW to DATACLK Delay | 450 | | | ns |
| t_9 | DATACLK Period | 440 | | | ns |
| t_{10} | Data Valid to DATACLK HIGH Delay | 20 | 75 | | ns |
| t_{11} | Data Valid after DATACLK LOW Delay | 100 | 125 | | ns |
| t_{12} | External DATACLK Period | 100 | | | ns |
| t_{13} | External DATACLK HIGH | 20 | | | ns |
| t_{14} | External DATACLK LOW | 30 | | | ns |
| t_{15} | DATACLK HIGH Setup Time | 20 | $t_{12} + 5$ | | ns |
| t_{16} | $\text{R}/\overline{\text{C}}$ to $\overline{\text{CS}}$ Setup Time | 10 | | | ns |
| t_{17} | SYNC Delay After DATACLK HIGH | 15 | 35 | | ns |
| t_{18} | Data Valid Delay | 25 | 55 | | ns |
| t_{19} | $\overline{\text{CS}}$ to Rising Edge Delay | 25 | | | ns |
| t_{20} | Data Available after $\overline{\text{CS}}$ LOW | 4.5 | | | μs |




FIGURE 1. Basic Conversion Timing.

TABLE II. Conversion and Data Timing $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.




FIGURE 2. Serial Data Timing Using Internal Clock. ($\overline{\text{CS}}$, $\overline{\text{EXT/INT}}$ and $\overline{\text{TAG}}$ Tied LOW.)

| SPECIFIC FUNCTION | $\overline{\text{CS}}$ | $\text{R}/\overline{\text{C}}$ | $\overline{\text{BUSY}}$ | $\overline{\text{EXT/INT}}$ | DATACLK | PWRD | $\text{SB}/\overline{\text{BTC}}$ | OPERATION |
|--|------------------------|--------------------------------|--------------------------|-----------------------------|---------|------|-----------------------------------|--|
| Initiate Conversion and Output Data Using Internal Clock | 1>0 | 0 | 1 | 0 | Output | 0 | x | Initiates conversion "n". Data from conversion "n-1" clocked out on DATA synchronized to 12 clock pulses output on DATACLK. |
| | 0 | 1>0 | 1 | 0 | Output | 0 | x | Initiates conversion "n". Data from conversion "n-1" clocked out on DATA synchronized to 12 clock pulses output on DATACLK. |
| Initiate Conversion and Output Data Using External Clock | 1>0 | 0 | 1 | 1 | Input | 0 | x | Initiates conversion "n". |
| | 0 | 1>0 | 1 | 1 | Input | 0 | x | Initiates conversion "n". |
| | 1>0 | 1 | 1 | 1 | Input | x | x | Outputs a pulse on SYNC followed by data from conversion "n" clocked out synchronized to external DATACLK. |
| | 1>0 | 1 | 0 | 1 | Input | 0 | x | Outputs a pulse on SYNC followed by data from conversion "n-1" clocked out synchronized to external DATACLK. ⁽¹⁾ Conversion "n" in process. |
| | 0 | 0>1 | 0 | 1 | Input | 0 | x | Outputs a pulse on SYNC followed by data from conversion "n-1" clocked out synchronized to external DATACLK. ⁽¹⁾ Conversion "n" in process. |
| Incorrect Conversions | 0 | 0 | 0>1 | x | x | 0 | x | $\overline{\text{CS}}$ or $\text{R}/\overline{\text{C}}$ must be HIGH or a new conversion will be initiated without time for acquisition. |
| Power Down | x | x | x | x | x | 0 | x | Analog circuitry powered. Conversion can proceed. |
| | x | x | x | x | x | 1 | x | Analog circuitry disabled. Data from previous conversion maintained in output registers. |
| Selecting Output Format | x | x | x | x | x | x | 0 | Serial data is output in Binary Two's Complement format. |
| | x | x | x | x | x | x | 1 | Serial data is output in Straight Binary format. |

NOTE: (1) See Figure 3b for constraints on previous data valid during conversion.

Table III. Control Truth Table.

| DESCRIPTION | ANALOG INPUT | | | | | | DIGITAL OUTPUT | | | |
|-----------------------------|--------------|----------|--------------------|----------|-----------|----------|--------------------------------------|------|-------------------------------|------|
| | | | | | | | BINARY TWO'S COMPLEMENT (SB/BTC LOW) | | STRAIGHT BINARY (SB/BTC HIGH) | |
| | | | | | | | HEX BINARY CODE | CODE | HEX BINARY CODE | CODE |
| Full-Scale Range | ± 10 | ± 5 | $\pm 3.33\text{V}$ | 0V to 5V | 0V to 10V | 0V to 4V | | | | |
| Least Significant Bit (LSB) | 4.88mV | 2.44mV | 1.63mV | 1.22mV | 2.44mV | 0.98mV | | | | |
| +Full Scale (FS – 1LSB) | 9.99512V | 4.99756V | 3.33171V | 4.99878V | 9.99756V | 3.99902V | 0111 1111 1111 | 7FF | 1111 1111 1111 | FFF |
| Midscale | 0V | 0V | 0V | 2.5V | 5V | 2V | 0000 0000 0000 | 000 | 1000 0000 0000 | 800 |
| One LSB Below Midscale | -4.88mV | -2.44mV | -1.63mV | 2.49878V | 4.99756V | 1.99902V | 1111 1111 1111 | FFF | 0111 1111 1111 | 7FF |
| -Full Scale | -10V | -5V | -3.33333V | 0V | 0V | 0V | 1000 0000 0000 | 800 | 0000 0000 0000 | 000 |

Table IV. Output Codes and Ideal Input Voltages.




FIGURE 3a. Conversion and Read Timing with External Clock. (EXT/INT Tied HIGH). Read After Conversion.




FIGURE 3b. Conversion and Read Timing with External Clock. (EXT/INT Tied HIGH.) Read During Conversion (Previous Conversion Results).




FIGURE 4a. Offset/Gain Circuits for Unipolar Input Ranges.

| Input Range | Without Trim | With Trim (Adjust offset first at 0V, then adjust gain) |
|-------------|--------------|--|
| $\pm 10V$ | | |
| $\pm 5V$ | | |
| $\pm 3.33V$ | | |

FIGURE 4b. Offset/Gain Circuits for Bipolar Input Ranges.

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| ADS7808P | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI |
| ADS7808PB | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI |
| ADS7808U | ACTIVE | SOIC | DW | 20 | 38 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808U/1K | ACTIVE | SOIC | DW | 20 | 1000 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808U/1KE4 | ACTIVE | SOIC | DW | 20 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808UB | ACTIVE | SOIC | DW | 20 | 38 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808UB/1KE4 | ACTIVE | SOIC | DW | 20 | 1000 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808UBE4 | ACTIVE | SOIC | DW | 20 | 38 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808UBG4 | ACTIVE | SOIC | DW | 20 | 38 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| ADS7808UE4 | ACTIVE | SOIC | DW | 20 | 38 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



4040000-4/F 06/2004

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-013 variation AC.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|--------------------|--|
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DSP | dsp.ti.com |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| Low Power Wireless | www.ti.com/lpw |

Applications

| | |
|--------------------|--|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265