Features

- Low-voltage and Standard-voltage Operation
 - $-2.7 (V_{CC} = 2.7 \text{V to } 5.5 \text{V})$
 - $-1.8 (V_{CC} = 1.8 \text{V to } 3.6 \text{V})$
- Internally Organized 65,536 x 8
- · Two-wire Serial Interface
- · Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 1 MHz (5V), 400 kHz (2.7V) and 100 kHz (1.8V) Compatibility
- Write Protect Pin for Hardware and Software Data Protection
- 128-byte Page Write Mode (Partial Page Writes Allowed)
- Self-timed Write Cycle (5 ms Max)
- High Reliability
 - Endurance: 100,000 Write Cycles
 - Data Retention: 40 Years
- Automotive Devices Available
- 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead LAP, 8-lead SAP and 8-ball dBGA2 Packages
- Die Sales: Wafer Form, Waffle Pack and Bumped Die

Description

The AT24C512 provides 524,288 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 65,536 words of 8 bits each. The device's cascadable feature allows up to four devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-pin PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead Leadless Array (LAP), and 8-lead SAP packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 3.6V) versions.

Table 1. Pin Configurations

Pin Name	Function
A0-A1	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
NC	No Connect



6

5

SCL

SDA



NC [

GND

3



Two-wire Serial **EEPROM**

512K (65,536 x 8)

AT24C512

Note: Not recommended for new design; please refer to AT24C512B datasheet.








Absolute Maximum Ratings*

Operating Temperature–55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground–1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/ADDRESSES (A1, A0): The A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with other AT24Cxx devices. When the pins are hardwired, as many as four 512K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section. If the pins are left floating, the A1 and A0 pins will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the address pins to GND.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected high to V_{CC}, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the pin to GND. Switching WP to V_{CC} prior to a write operation creates a software write protect function.

Memory Organization AT24C512, 512K SERIAL EEPROM: The 512K is internally organized as 512 pages of 128-bytes each. Random word addressing requires a 16-bit data word address.





Table 2. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25$ °C, f = 1.0 MHz, $V_{CC} = +1.8$ V

Symbol	Test Condition	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance (A ₀ , A ₁ , SCL)	6	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from: T_{AI} = -40°C to +85°C, V_{CC} = +1.8V to +5.5V, T_{AC} = 0°C to +70°C, V_{CC} = +1.8V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		3.6	V
V _{CC2}	Supply Voltage			2.7		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
I _{CC1}	Supply Current	V _{CC} = 5.0V	READ at 400 kHz		1.0	2.0	mA
I _{CC2}	Supply Current	V _{CC} = 5.0V	WRITE at 400 kHz		2.0	3.0	mA
	Standby Current	V _{CC} = 1.8V	\/ -\/\/			1.0	μA
I _{SB1}	(1.8V option)	V _{CC} = 3.6V	$V_{IN} = V_{CC} \text{ or } V_{SS}$			3.0	
	Standby Current	V _{CC} = 2.7V	$V_{IN} = V_{CC}$ or V_{CC}			2.0	μA
I _{SB2}	(2.7V option)	V _{CC} = 5.5V				6.0	
I _{SB3}	Standby Current (5.0V option)	V _{CC} = 4.5 - 5.5V	V _{IN} = V _{CC} or V _{SS}			6.0	μΑ
I _{LI}	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$			0.10	3.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = V _{CC} or V _{SS}	V _{OUT} = V _{CC} or V _{SS}		0.05	3.0	μΑ
V _{IL}	Input Low Level ⁽¹⁾					V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL2}	Output Low Level	V _{CC} = 3.0V	I _{OL} = 2.1 mA			0.4	V
V _{OL1}	Output Low Level	V _{CC} = 1.8V	I _{OL} = 0.15 mA			0.2	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 4. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to +85°C, $V_{CC} = +1.8\text{V}$ to +5.5V, $C_L = 100$ pF (unless otherwise noted) Test conditions are listed in Note 2.

		1.8	8 Volt	2.	7 Volt	5.	0 Volt	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		100		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	4.7		1.3		0.4		μs
t _{HIGH}	Clock Pulse Width High	4.0		1.0		0.4		μs
t _{AA}	Clock Low to Data Out Valid	0.1	4.5	0.05	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	4.7		1.3		0.5		μs
t _{HD.STA}	Start Hold Time	4.0		0.6		0.25		μs
t _{SU.STA}	Start Set-up Time	4.7		0.6		0.25		μs
t _{HD.DAT}	Data In Hold Time	0		0		0		μs
t _{SU.DAT}	Data In Set-up Time	200		100		100		ns
t _R	Inputs Rise Time ⁽¹⁾		1.0		0.3		0.3	μs
t _F	Inputs Fall Time ⁽¹⁾		300		300		100	ns
t _{SU.STO}	Stop Set-up Time	4.7		0.6		0.25		μs
t _{DH}	Data Out Hold Time	100		50		50		ns
t _{WR}	Write Cycle Time		20 or 5 ⁽³⁾		10 or 5 ⁽³⁾		10 or 5 ⁽³⁾	ms
Endurance ⁽¹⁾	5.0V, 25°C, Page Mode	100K		100K		100K		Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

 R_L (connects to V_{CC}): 1.3 k Ω (2.7V, 5V), 10 k Ω (1.8V)

Input pulse voltages: $0.3V_{\rm CC}$ to $0.7V_{\rm CC}$

Input rise and fall times: ≤50 ns

Input and output timing reference voltages: $0.5V_{\rm CC}$

3. The Write Cycle Time of 5 ms only applies to the AT24C512 devices bearing the process letter "A" on the package (the mark is located in the lower right corner on the top side of the package).





Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 4 on page 7). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The AT24C512 features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- (a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then
- (c) create a start condition as SDA is high.

Figure 2. Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)





Figure 3. Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)



Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 4. Data Validity






Figure 5. Start and Stop Definition





Figure 6. Output Acknowledge



Device Addressing

The 512K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 7 on page 10). The device address word consists of a mandatory "1", "0" sequence for the first five most significant bits as shown. This is common to all two-wire EEPROM devices.

The 512K uses the two device address bits A1, A0 to allow as many as four devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the device will return to a standby state.

DATA SECURITY: The AT24C512 has a hardware data protection scheme that allows the user to Write Protect the whole memory when the WP pin is at V_{CC} .

Write Operations

BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0". The addressing device, such as a microcontroller, then must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8 on page 11).

PAGE WRITE: The 512K EEPROM is capable of 128-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 127 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 9 on page 11).

The data word address lower 7 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 128 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address roll over during write is from the last byte of the current page to the first byte of the same page.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.





Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by "1". This address stays valid between operations as long as the chip power is maintained. The address roll over during read is from the last byte of the last memory page, to the first byte of the first page.

Once the device address with the Read/Write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 10 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the Read/Write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 11 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 12 on page 12).

Figure 7. Device Address




Figure 8. Byte Write




Figure 9. Page Write




Figure 10. Current Address Read




Figure 11. Random Read







Figure 12. Sequential Read



Ordering Information⁽¹⁾

Ordering Code	Package	Operation Range
AT24C512C1-10CU-2.7 ⁽²⁾	8CN1	
AT24C512C1-10CU-1.8 ⁽²⁾	8CN1	
AT24C512-10PU-2.7 ⁽²⁾	8P3	
AT24C512-10PU-1.8 ⁽²⁾	8P3	
AT24C512W-10SU-2.7 ⁽²⁾	8S2	
AT24C512W-10SU-1.8 ⁽²⁾	8S2	Lead-free/Halogen-free/ Industrial Temperature
AT24C512N-10SU-2.7 ⁽²⁾	8S1	(–40°C to 85°C)
AT24C512N-10SU-1.8 ⁽²⁾	8S1	(=40 C to 65 C)
AT24C512-10TU-2.7 ⁽²⁾	8A2	
AT24C512-10TU-1.8 ⁽²⁾	8A2	
AT24C512Y4-10YU-1.8 ⁽²⁾	8Y4	
AT24C512U4-10UU-1.8 ⁽²⁾	8U4-1	
AT24C512-W1.8-11 ⁽³⁾	Die Sale	Industrial Temperature
		(-40°C to 85°C)

- Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables.
 - 2. "U" designates Green package + RoHS compliant.
 - 3. Available in waffle pack and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM marketing.


	Package Type				
8CN1	8-lead, 0.300" Wide, Leadless Array Package (LAP)				
8P3	8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)				
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)				
8A2	8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)				
8Y4	8-lead, 6.00 mm x 4.90 mm Body, Dual Footprint, Non-leaded, Small Array Package (SAP)				
8U4-1	8-ball, die Ball Grid Array Package (dBGA2)				
	Options				
-2.7	Low-voltage (2.7V to 5.5V)				
-1.8	Low-voltage (1.8V to 3.6V)				






Packaging Information


8U4-1 — dBGA2




8CN1 - LAP









Side View

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE	
Α	0.94	1.04	1.14		
A1	0.30	0.34	0.38		
b	0.36	0.41	0.46	1	
D	7.90	8.00	8.10		
Е	4.90	5.00	5.10		
е		1.27 BSC			
e1	0.60 REF				
L	0.62	.0.67	0.72	1	
L1	0.92	0.97	1.02	1	

Note: 1. Metal Pad Dimensions.

2. All exposed metal area shall have the following finished platings.

Ni: 0.0005 to 0.015 mm Au: 0.0005 to 0.001 mm

11/8/04




TITLE
8CN1 , 8-lead (8 x 5 x 1.04 mm Body), Lead Pitch 1.27 mm,
Leadless Array Package (LAP)

DRAWING NO.	REV.
8CN1	В







8P3 - PDIP



Top View



End View



COMMON DIMENSIONS

(Unit of Measure = inches)


SYMBOL	MIN	NOM	MAX	NOTE
Α	-	_	0.210	2
A2	0.115	0.130	0.195	
b	0.014	0.018	0.022	5
b2	0.045	0.060	0.070	6
b3	0.030	0.039	0.045	6
С	0.008	0.010	0.014	
D	0.355	0.365	0.400	3
D1	0.005	_	_	3
Е	0.300	0.310	0.325	4
E1	0.240	0.250	0.280	3
е				
eA	0.300 BSC			4
L	0.115	0.130	0.150	2


- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.
- 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
- 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.5. Pointed or rounded lead tips are preferred to ease insertion.
- 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

01/09/02


l		TITLE	DRAWING NO.	REV.
AII	2325 Orchard Parkway San Jose, CA 95131	8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP)	8P3	В

8S2 - EIAJ SOIC





End View



Side View

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.70		2.16	
A1	0.05		0.25	
b	0.35		0.48	5
С	0.15		0.35	5
D	5.13		5.35	
E1	5.18		5.40	2, 3
Е	7.70		8.26	
L	0.51		0.85	
Ø	0°		8°	
е		1.27 BSC		4

- Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
 - 2. Mismatch of the upper and lower dies and resin burrs are not included.
 - 3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.
 - 4. Determines the true geometric position.
 - 5. Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/-0.005 mm.

10/7/03




DRAWING NO.	REV.
8S2	С







8S1 - JEDEC SOIC



Top View



Side View




End View

COMMON DIMENSIONS (Unit of Measure = mm)


	-			
SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35	-	1.75	
A1	0.10	_	0.25	
В	0.31	-	0.51	
С	0.17	-	0.25	
D	4.80	-	5.00	
E1	3.81	_	3.99	
E	5.79	-	6.20	
е		1.27 BSC		
L	0.40	_	1.27	
Ø	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.


10/7/03




8A2 - TSSOP



Top View



Side View



End View

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
Е	6.40 BSC			
E1	4.30	4.40	4.50	3, 5
Α	_	_	1.20	
A2	0.80	1.00	1.05	
b	0.19	_	0.30	4
е	0.65 BSC			
L	0.45	0.60	0.75	
L1	1.00 REF			

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
 - 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
 - 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
 - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
 - 5. Dimension D and E1 to be determined at Datum Plane H.

5/30/02

В




2325 Orchard Parkway San Jose, CA 95131

8A2, 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) DRAWING NO. REV. 8A2





8Y4 - SAP



Revision History

Doc. Rev.	Date	Comments	
11160	1/2007	Revision history implemented.	
		Added Note to Page 1 recommending new device.	





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. **All rights reserved.** Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

