

ADS8329 ADS8330

SLAS516-DECEMBER 2006

LOW POWER, 16-BIT, 1-MHz, SINGLE/DUAL UNIPOLAR INPUT, ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL INTERFACE

FEATURES

- 2.7-V to 5.5-V Analog Supply, Low Power:
 - 15.5 mW (1 MHz, +VA = 3 V, +VBD = 1.8 V)
- 1-MHz Sampling Rate 3 V ≤ +VA ≤ 5.5 V,
 900-kHz Sampling Rate 2.7 V ≤ +VA ≤ 3 V
- Excellent DC Performance
 - ±1.0 LSB Typ, ±1.75 LSB Max INL
 - ±0.5 LSB Typ, ±1 LSB Max DNL
 - 16-Bit NMC Over Temperature
 - ±0.5 mV Max Offset Error at 3 V
 - ±1 mV Max Offset Error at 5 V
- Excellent AC Performance at f_i = 100 kHz with 92 dB SNR, 102 dB SFDR, -102 dB THD
- Built-In Conversion Clock (CCLK)
- 1.65 V to 5.5 V I/O Supply
 - SPI/DSP Compatible Serial
 - SCLK up to 50 MHz
- Comprehensive Power-Down Modes:
 - Deep Powerdown
 - Nap Powerdown
 - Auto Nap Powerdown
- Unipolar Input Range: 0 V to V_{ref}
- Software Reset
- Global CONVST (Independent of CS)
- Programmable Status/Polarity EOC/INT
- 16-Pin 4 x 4 QFN Package
- Multi-Chip Daisy Chain Mode
- Programmable TAG Bit Output
- Auto/Manual Channel Select Mode (ADS8330)

APPLICATIONS

- Communications
- Transducer Interface
- Medical Instruments
- Magnetometers
- Industrial Process Control
- Data Acquisition Systems
- Automatic Test Equipment

DESCRIPTION


The ADS8329 is a low power, 16-bit, 1-MSPS analog-to-digital converter with a unipolar input. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold.

The ADS8330 is based on the same core and includes a 2-to-1 input MUX with programmable option of TAG bit output. Both the ADS8329 and ADS8330 offer a high-speed, wide voltage serial interface and are capable of chain mode operation when multiple converters are used.

These converters are available in a 4x4 QFN package and are fully specified for operation over the industrial -40°C to +85°C temperature range.

Low Power, High-Speed SAR Converter Family

Type/Spe	500 kHz	1 MHz	
16 Dit Dooude Diff	Single	ADS8327	ADS8329
16 Bit Pseudo-Diff	Dual	ADS8328	ADS8330



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	MAXIMUM OFFSET ERROR (mV)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY		
ADS8329I	±2.5	-1/+2	±0.8	4X4 QFN-16	RSA	-40°C to 85°C	ADS8329IRSAT	Small tape and reel 250		
AD363291	12.0	-1/+2	±0.0	4X4 QFN-10	KSA	-40 C to 65 C	ADS8329IRSAR	Tape and reel 3000		
ADS8329IB	±1.75	±1	±0.5	4X4 QFN-16		-40°C to 85°C	ADS8329IBRSAT	Small tape and reel 250		
AD56329IB		±1		4X4 QFN-10	RSA	-40°C t0 85°C	ADS8329IBRSAR	Tape and reel 3000		
ADS8330I	±2.5	4/:0	4/:0	-1/+2	±0.8	4X4 QFN-16	24.051.40	-40°C to 85°C	ADS8330IRSAT	Small tape and reel 250
AD363301	±2.5	-1/+2	±0.0	4X4 QFN-10	RSA	-40 C to 65 C	ADS8330IRSAR	Tape and reel 3000		
ADS8330IB	±1.75	±1	±0.5	4X4 QFN-16	RSA	-40°C to 85°C	ADS8330IBRSAT	Small tape and reel 250		
ADS0330IB	±1./5	Ξ!	±0.5	4A4 QFN-16	NSA	-40 C 10 85°C	ADS8330IBRSAR	Tape and reel 3000		

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

				UNIT
	Voltage	+IN to AGND		-0.3 V to +VA + 0.3 V
	Voltage	-IN to AGND		-0.3 V to +VA + 0.3 V
		+VA to AGND		−0.3 V to 7 V
	Voltage	+VBD to BDGND		−0.3 V to 7 V
		AGND to BDGND		-0.3 V to 0.3 V
	Digital input voltage	e to BDGND		-0.3 V to +VBD + 0.3 V
	Digital output voltage	ge to BDGND		-0.3 V to +VBD + 0.3 V
T _A	Operating free-air t	emperature range		-40°C to 85°C
T _{stg}	Storage temperatu	re range		−65°C to 150°C
	Junction temperatu	ire (T _J max)		150°C
		Lood townstrature, coldering	Vapor phase (60 sec)	215°C
	4x4 QFN-16	Lead temperature, soldering	Infrared (15 sec)	220°C
	Package	Power dissipation		$(T_{J}Max - T_{A})/\theta_{JA}$
		θ _{JA} thermal impedance		47°C/W

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SPECIFICATIONS

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = +5.5 V to +1.65 V, $V_{ref} = 5$ V, $f_{SAMPLE} = 1$ MHz (unless otherwise noted)

	PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	INPUT			-				
	Full-scale input	t voltage (1)	+IN - (-IN) or (+INx - COM)	0		+V _{ref}	V	
	Absolute input voltage		+IN, +IN0, +IN1	AGND - 0.2		+VA + 0.2	.,	
	Absolute input	voltage	-IN or COM	AGND - 0.2		AGND + 0.2	V	
	Input capacitar	nce			40	45	pF	
	Input leakage of	current	No ongoing conversion, DC Input	-1		1	nA	
	Input channel i	colotion ADS9220 only	At dc		109		dB	
	input channel i	solation, ADS8330 only	$V_I = \pm 1.25 V_{pp}$ at 50 kHz		101		uв	
SYSTEM	PERFORMANC	E						
	Resolution				16		Bits	
	No missing cod	des		16			Bits	
INII	Integral	ADS8329IB, ADS8330IB		-1.75	±1.2	1.75	L CD (2)	
INL	linearity	ADS8329I, ADS8330I		-2.5	±1.5	2.5	LSB ⁽²⁾	
DAII	Differential	ADS8329IB, ADS8330IB		- 1	±0.4	1	1.00(2)	
DNL	linearity	ADS8329I, ADS8330I		-1	±0.5	2	LSB ⁽²⁾	
_	O" · (2)	ADS8329IB, ADS8330IB		- 1	±0.27	1		
Eo	Offset error (3)	ADS8329I, ADS8330I		-1.25	±0.8	1.25	mV	
	Offset error dri	ft	FSR = 5 V		0.4		PPM/°C	
E _G	Gain error			- 0.25	-0.04	0.25	%FSR	
	Gain error drift				0.75		PPM/°C	
OMPR	0 1		At dc		70			
CMRR	Common mode	e rejection ratio	V _I = 0.4 V _{pp} at 1 MHz		50		dB	
	Noise				33		μV RMS	
PSRR	Power supply r	ejection ratio	At FFFFh output code ⁽³⁾		78		dB	
SAMPLIN	NG DYNAMICS							
t _{CONV}	Conversion tim	е			18		CCLK	
t _{SAMPLE1}	A i - i 4 i 4 i	Manual trigger		3			00114	
t _{SAMPLE2}	Acquisition time		Auto trigger		3		CCLK	
	Throughput rat	е				1	MHz	
	Aperture delay				5		ns	
	Aperture jitter				10		ps	
	Step response				100		ns	
	Overvoltage re	covery			100		ns	

⁽¹⁾ Ideal input span, does not include gain or offset error.(2) LSB means least significant bit

 ⁽²⁾ LSB means least significant bit
 (3) Measured relative to an ideal full-scale input [+IN - (-IN)] of 4.096 V when +VA = 5 V.



SPECIFICATIONS (continued)

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = +5.5 V to +1.65 V, $V_{ref} = 5$ V, $f_{SAMPLE} = 1$ MHz (unless otherwise noted)

	PARA	METER	TEST COND	IIIONS	MIN	TYP	MAX	UNIT
DYNAMI	C CHARACTERI	STICS						
THD	Total harmonic	distortion (4)	$V_{IN} = 5 V_{pp}$ at 10 kHz			-102		dB
1110	Total Harmonic	distortion	$V_{IN} = 5 V_{pp}$ at 100 kHz	$V_{IN} = 5 V_{pp}$ at 100 kHz		-95		uБ
			$V_{IN} = 5 V_{pp}$ at 10 kHz			93		
SNR	Signal-to-noise	ratio	\/ _	ADS8329/30IB	90	92		dB
			$V_{IN} = 5 V_{pp}$ at 100 kHz	ADS8329/30I		90		
CINIAD	Cianal to naise	, diatartian	V _{IN} = 5 V _{pp} at 10 kHz			92		٩D
SINAD	Signal-to-noise	+ distortion	$V_{IN} = 5 V_{pp}$ at 100 kHz			90		dB
SFDR	Courieus france	h mamia ranga	V _{IN} = 5 V _{pp} at 10 kHz			105		٩D
SFDR	Spurious free of	lynamic range	$V_{IN} = 5 V_{pp}$ at 100 kHz			97		dB
	-3dB Small sign	nal bandwidth				30		MHz
CLOCK								
	Internal conver	sion clock frequency			21	22.9	24.5	MHz
	0011/ 5 / 1		Used as I/O clock only				50	
	SCLK External	serial clock	As I/O clock and conversi	on clock	1		42	MHz
EXTERN	IAL VOLTAGE R	EFERENCE INPUT	<u>'</u>		•			
	Input	V _{ref} [REF+ - (REF-)]	5.5 V ≥ +VA ≥ 4.5 V		0.3	5	5	
V_{ref}	reference range (REF–) – AGND				-0.1		0.1	V
	Resistance (5)		Reference input			40		kΩ
DIGITAL	. INPUT/OUTPUT		recicione input			40		Naz
DIGITAL	Logic family —							
V _{IH}	High-level inpu		5.5 V ≥ +VBD ≥ 4.5 V		0.65 × (+VBD)		+VBD + 0.3	V
VIH	r ligri-level lirpu	i voltage			0.03 X (+VBD)		0.35 ×	
V_{IL}	Low-level input	voltage	5.5 V ≥ +VBD ≥ 4.5 V		-0.3		(+VBD)	V
l _l	Input current		V _I = +VBD or BDGND		-50		50	nA
Ci	Input capacitar	ice				5		pF
V _{OH}	High-level outp	ut voltage	$5.5 \text{ V} \ge +\text{VBD} \ge 4.5 \text{ V},$ $I_O = 100 \mu\text{A}$		+VBD - 0.6		+VBD	V
V _{OL}	Low-level outpo	ut voltage	$5.5 \text{ V} \ge +\text{VBD} \ge 4.5 \text{ V},$ $I_O = 100 \mu\text{A}$		0		0.4	V
Co	Output capacita	ance				5		pF
C _L	Load capacitan	ice					30	pF
	Data format —	straight binary						
POWER	SUPPLY REQUI	REMENTS						
	Power supply	+VBD			1.65	3.3	5.5	V
	voltage	+VA			4.5	5	5.5	V
			1-MHz Sample rate			7.0	7.8	mΛ
	Supply current		Nap mode			0.3	0.5	mA
			PD Mode			4	50	nA
	Buffer I/O supp	ly current	1 MSPS			1.7		mA
	Dames Park 1		+VA = 5 V, +VBD = 5 V			44	48	- 147
	Power dissipati	ION	+VA = 5 V, +VBD = 1.8 V			35	35 39.5 mW	
TEMPER	RATURE RANGE		I.		TI CONTRACTOR OF THE CONTRACTO		II.	
ICIVIFER								

⁽⁴⁾ Calculated on the first nine harmonics of the input frequency(5) Can vary ±30%



SPECIFICATIONS

 $T_{A} = -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}, \ +\text{VBD} = +\text{VA} \times 1.5 \text{ to } +1.65 \text{ V}, \ V_{ref} = 2.5 \text{ V}, \ f_{SAMPLE} = 1 \text{ MHz for } 3 \text{ V} \leq +\text{VA} \leq 3.6 \text{ V}, \ f_{SAMPLE} = 900 \text{ kHz for } 3 \text{ V} < +\text{VA} \leq 2.7 \text{ V} \text{ using external clock (unless otherwise noted)}$

	PARAMET	ΓER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	INPUT							
	Full-scale input vo	Itage (1)	+IN - (-IN) or (+INx - COM)	0		+V _{ref}	V	
	Al . I		+IN, +IN0, +IN1	AGND - 0.2		+VA + 0.2		
	Absolute input volt	age	-IN or COM	AGND - 0.2		AGND + 0.2	V	
	Input capacitance				40	45	pF	
	Input leakage curre	ent	No ongoing conversion, DC Input	-1		1	nA	
		// AD00000 I	At dc		108			
	input channel isola	ation, ADS8330 only	V _I = ±1.25 V _{pp} at 50 kHz		101		dB	
SYSTEM	PERFORMANCE							
	Resolution				16		Bits	
	No missing codes			16			Bits	
INL	Integral linearity	ADS8329IB, ADS8330IB		-1.75	±1	1.75	LSB(2)	
	,	ADS8329I, ADS8330I		-2.5	±1.5	2.5	2.5	
DNL	Differential	ADS8329IB, ADS8330IB		- 1	±0.5	1 LSB ⁽²⁾		
	linearity	ADS8329I, ADS8330I		-1	±0.8	2		
Eo	Offset error ⁽³⁾	ADS8329IB, ADS8330IB		- 0.5	±0.05	0.5	mV	
		ADS8329I, ADS8330I		-0.8	±0.2	0.8		
	Offset error drift		FSR = 2.5 V		0.8		PPM/°C	
E _G	Gain error			- 0.25	-0.04	0.25	%FSR	
	Gain error drift				0.5		PPM/°C	
CMRR	Common mode rei	ication ratio	At dc		70		dB	
CIVIKK	Common mode rej	Jection ratio	$V_I = 0.4 V_{pp}$ at 1 MHz		50		uБ	
	Noise				33		μV RMS	
PSRR	Power supply reject	ction ratio	At FFFFh output code (3)		78		dB	
SAMPLIN	NG DYNAMICS							
t _{CONV}	Conversion time				18		CCLK	
t _{SAMPLE1}	A aquicition time		Manual trigger	3			CCLK	
t _{SAMPLE2}	Acquisition time		Auto trigger		3		COLK	
-	Throughput rate				.	1	MHz	
	Aperture delay				5		ns	
-	Aperture jitter				10		ps	
	Step response				100		ns	
	Overvoltage recov	ery			100		ns	

⁽¹⁾ Ideal input span, does not include gain or offset error.

⁽²⁾ LSB means least significant bit

⁽³⁾ Measured relative to an ideal full-scale input [+IN - (-IN)] of 2.5 V when +VA = 3 V.



SPECIFICATIONS (continued)

 $T_A = -40^{\circ}\text{C}$ to 85°C, +VBD = +VA × 1.5 to +1.65 V, $V_{ref} = 2.5$ V, $f_{SAMPLE} = 1$ MHz for 3 V \leq +VA \leq 3.6 V, $f_{SAMPLE} = 900$ kHz for 3 V < +VA \leq 2.7 V using external clock (unless otherwise noted)

THD SNR SINAD	Total harmonic dist	5	1	I.			
SNR	Total harmonic dist						
SNR	Total harmonic dist		$V_{IN} = 2.5 V_{pp}$ at 10 kHz		-102		
	Signal-to-noise ratio		$V_{IN} = 2.5 V_{pp}$ at 100 kHz		-93		dB
			$V_{IN} = 2.5 V_{pp}$ at 10 kHz		89		
SINAD	Signal-to-noise rati	0	$V_{IN} = 2.5 V_{pp}$ at 100 kHz		88		dB
CINIS			$V_{IN} = 2.5 V_{pp}$ at 10 kHz		88.5		
3114712	Signal-to-noise + distortion		$V_{IN} = 2.5 V_{pp}$ at 100 kHz		88		dB
			$V_{IN} = 2.5 V_{pp}$ at 10 kHz		104		
SFDR	Spurious free dyna	mic range	$V_{IN} = 2.5 V_{pp}$ at 100 kHz		94.2		dB
	-3dB Small signal b	pandwidth	тим што трр из тоо типе		30		MHz
CLOCK	ouz eman oignar.						
	Internal conversion	clock frequency		21	22.3	23.5	MHz
	internal conversion	Clock frequency	Used as I/O clock only	21	22.0	42	IVII IZ
	SCLK External seri	ial clock	As I/O clock and conversion clock	1		42	MHz
FYTEDNA	AL VOLTAGE REFER	ENCE INPLIT	7.5 I/O GIOCK AND CONVENSION GIOCK	1		42	
LAILNINA		V _{ref} [REF+ - (REF-)]	3.6 V ≥ +VA ≥ 2.7 V	2.475		3	
V_{ref}	Input reference range	(REF-) - AGND	0.0 V = TVM = 2.1 V	-0.1		0.1	V
	Resistance (5)	(REF-) - AGND	Deference innut	-0.1	40	0.1	kO
DIGITAL			Reference input		40		kΩ
DIGITAL II	NPUT/OUTPUT						
	Logic family — CM						
V _{IH}	High-level input vol		(+VA × 1.5) V ≥ +VBD ≥ 1.65 V	0.65 × (+VBD)		+VBD + 0.3	V
V _{IL}	Low-level input vol	tage	(+VA × 1.5) V ≥ +VBD ≥ 1.65 V	-0.3		0.35 × (+VBD)	V
l _l	Input current		V _I = +VBD or BDGND	-50		50	nA
C _i	Input capacitance				5		pF
V _{OH}	High-level output v	oltage	$(+VA \times 1.5) \ V \ge +VBD \ge 1.65 \ V,$ $I_O = 100 \ \mu A$	+VBD - 0.6		+VBD	V
V _{OL}	Low-level output vo	oltage	$(+VA \times 1.5) \ V \ge +VBD \ge 1.65 \ V,$ $I_O = 100 \ \mu A$	0		0.4	V
Co	Output capacitance)			5		pF
CL	Load capacitance					30	pF
	Data format — stra	ight binary					
POWER S	SUPPLY REQUIREME	ENTS		<u> </u>		<u> </u>	
		+VBD		1.65	+VA	1.5 × (+VA)	V
	Power supply		f _s ≤ 1 MHz	3		3.6	.,
	voltage	+VA	f _s ≤ 900 kHz	2.7		3.6	V
		1	1-MHz Sample rate, 3 V ≤ +VA ≤ 3.6 V		5.1	6.1	
	Supply current		900-kHz Sample rate, 2.7 V ≤ +VA ≤ 3 V		4.84		mA
			Nap mode		0.25	0.4	
			PD Mode		2	50	nA
	Buffer I/O supply c	urrent	1 MSPS, +VBD = 1.8 V		0.05		mA
			+VBD = 1.8 V, 3 V ≤ +VA ≤ 3.6 V		15.5	19	
	Power dissipation		+VBD = 1.8 V, 2.7 V ≤ +VA ≤ 3 V	13.2			mW
TEMPED A	ATURE RANGE				10.2		
T _A	Operating free-air t	amparatura		-40		85	°C

⁽⁴⁾ Calculated on the first nine harmonics of the input frequency

⁽⁵⁾ Can vary ±30%



TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA = +VBD = 5 V $^{(1)(2)}$

	PARAMETER		MIN	TYP	MAX	UNIT
f _{CCLK}	Frequency, conversion clock, CCLK, $f_{CCLK} = 1/2 f_{SCLK}$	External	0.5		21	MHz
		Internal	21	22.9	24.5	
t _{su(CSF-EOC)}	Setup time, falling edge of CS to EOC		1			CCLK
t _{h(CSF-EOC)}	Hold time, falling edge of CS to EOC		0			ns
t _{wL(CONVST)}	Pulse duration, CONVST low		40			ns
t _{su(CSF-EOS)}	Setup time, falling edge of CS to EOS		20			ns
t _{h(CSF-EOS)}	Hold time, falling edge of $\overline{\text{CS}}$ to EOS		20			ns
t _{su(CSR-EOS)}	Setup time, rising edge of $\overline{\text{CS}}$ to EOS		20			ns
t _{h(CSR-EOS)}	Hold time, rising edge of CS to EOS		20			ns
t _{su(CSF-SCLK1R)}	Setup time, falling edge of CS to SCLK		5		t _{c(SCLK)} - 5	ns
t _{wL(SCLK)}	Pulse duration, SCLK low		8		t _{c(SCLK)} - 8	ns
t _{wH(SCLK)}	Pulse duration, SCLK high		8		t _{c(SCLK)} - 8	ns
		I/O Clock only	20			
		I/O and conversion clock	23.8		2000	
$t_{c(SCLK)}$	Cycle time, SCLK	I/O Clock, chain mode	20			ns
		I/O and conversion clock, chain mode	23.8		2000	
t _d (SCLKF-SDOINVALID)	Delay time, falling edge of SCLK to SDO invalid	10-pF Load	5			ns
t _d (SCLKF-SDOVALID)	Delay time, falling edge of SCLK to SDO valid	10-pF Load			12	ns
$t_{d(CSF\text{-}SDOVALID)}$	Delay time, falling edge of \overline{CS} to SDO valid, SDO MSB output	10-pF Load			12	ns
t _{su(SDI-SCLKF)}	Setup time, SDI to falling edge of SCLK		8			ns
t _{h(SDI-SCLKF)}	Hold time, SDI to falling edge of SCLK		4			ns
t _{d(CSR-SDOZ)}	Delay time, rising edge of $\overline{\text{CS}}/\text{FS}$ to SDO 3-state				5	ns
t _{su(lastSCLKF-CSR)}	Setup time, last falling edge of SCLK before rising edge of CS/FS		10			ns
t _{d(SDO-CDI)}	Delay time, CDI high to SDO high in daisy chain mode	10-pF Load, chain mode			16	ns

⁽¹⁾ All input signals are specified with $t_r = t_f = 1.5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. (2) See timing diagrams.



TIMING CHARACTERISTICS


All specifications typical at -40°C to 85°C, +VA = 2.7 v, +VBD = 1.8 V (unless otherwise noted) $^{(1)(2)}$

	PARAMETER		MIN	TYP	MAX	UNIT
		External, 3 V ≤ +VA ≤ 3.6 V	0.5		21	
f _{CCLK}	Frequency, conversion clock, CCLK, f _{CCLK} = 1/2 f _{SCLK}	External, 2.7 V ≤ +VA ≤ 3 V	0.5		18.9	MHz
	ICCLK - 1/2 ISCLK	Internal	21	22.3	23.5	
t _{su(CSF-EOC)}	Setup time, falling edge of CS to EOC		1			CCLK
t _{h(CSF-EOC)}	Hold time, falling edge of CS to EOC		0			ns
t _{wL(CONVST)}	Pulse duration, CONVST low		40			ns
t _{su(CSF-EOS)}	Setup time, falling edge of CS to EOS		20			ns
t _{h(CSF-EOS)}	Hold time, falling edge of CS to EOS		20			ns
t _{su(CSR-EOS)}	Setup time, rising edge of CS to EOS		20			ns
t _{h(CSR-EOS)}	Hold time, rising edge of $\overline{\text{CS}}$ to EOS		20			ns
t _{su(CSF-SCLK1R)}	Setup time, falling edge of CS to SCLK		5		t _{c(SCLK)} - 5	ns
t _{wL(SCLK)}	Pulse duration, SCLK low		8		t _{c(SCLK)} - 8	ns
t _{wH(SCLK)}	Pulse duration, SCLK high		8		t _{c(SCLK)} - 8	ns
		I/O Clock only	23.8			
		I/O and conversion clock, 3 V ≤ +VA ≤ 3.6 V	23.8		2000	
		I/O and conversion clock, 2.7 V ≤ +VA < 3 V	26.5		2000	
$t_{c(SCLK)}$	Cycle time, SCLK	I/O Clock, chain mode	23.8			ns
COOLIN	•	I/O and conversion clock, chain mode, 3 V ≤ +VA ≤ 3.6 V	23.8		2000	
		I/O and conversion clock, chain mode, 2.7 V ≤ +VA < 3 V	26.5		2000	
$t_{d(SCLKF-SDOINVALID)}$	Delay time, falling edge of SCLK to SDO invalid	10-pF Load	8			ns
$t_{d(SCLKF-SDOVALID)}$	Delay time, falling edge of SCLK to SDO valid	10-pF Load			23	ns
$t_{d(CSF\text{-}SDOVALID)}$	Delay time, falling edge of $\overline{\text{CS}}$ to SDO valid, SDO MSB output	10-pF Load			23	ns
t _{su(SDI-SCLKF)}	Setup time, SDI to falling edge of SCLK		8			ns
t _{h(SDI-SCLKF)}	Hold time, SDI to falling edge of SCLK		4			ns
t _{d(CSR-SDOZ)}	Delay time, rising edge of $\overline{\text{CS}}/\text{FS}$ to SDO 3-state				8	ns
t _{su(lastSCLKF-CSR)}	Setup time, last falling edge of SCLK before rising edge of CS/FS		10			ns
t _{d(SDO-CDI)}	Delay time, CDI high to SDO high in daisy chain mode	10-pF Load, chain mode			23	ns

⁽¹⁾ All input signals are specified with $t_r = t_f = 1.5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. (2) See timing diagrams.



PIN ASSIGNMENTS





ADS8329 Terminal Functions

	NO.		DECODIDETON
NAME	QFN	1/0	DESCRIPTION
AGND	15	_	Analog ground
BDGND	8	_	Interface ground
CONVST	3	ı	Freezes sample and hold, starts conversion with next rising edge of internal clock
EOC/ INT/ CDI	4	0	Status output. If programmed as EOC, this pin is low (default) when a conversion is in progress. If programmed as an interrupt (INT), this pin is low for a preprogrammed duration after the end of conversion and a valid data is to be output. The polarity of EOC or INT is programmable. This pin can also be used as a chain data input when the device is operated in chain mode.
FS/CS	5	I	Frame sync signal for TMS320 DSP serial interface or chip select input for SPI interface slave select (SS-).
+IN	13	ı	Non inverting input
-IN	14	ı	Inverting input, usually connected to ground
NC	2	_	No connection.
REF+	1	ı	External reference input.
REF-	16	1	Connect to AGND through individual via.
RESERVED	12	ı	Connect to AGND or +VA
SCLK	9	ı	Clock for serial interface
SDI	6	ı	Serial data in
SDO	7	0	Serial data out
+VA	11		Analog supply, +2.7 V to +5.5 VDC.
+VBD	10		Interface supply

ADS8330 Terminal Functions

	NO.		D. T. O. D.
NAME	QFN	I/O	DESCRIPTION
AGND	15	_	Analog ground
BDGND	8	_	Interface ground
COM	14	1	Common inverting input, usually connected to ground
CONVST	3	I	Freezes sample and hold, starts conversion with next rising edge of internal clock
EOC/ INT/ CDI	4	0	Status output. If programmed as EOC, this pin is low (default) when a conversion is in progress. If programmed as an interrupt (INT), this pin is low for a preprogrammed duration after the end of conversion and a valid data is to be output. The polarity of EOC or INT is programmable. This pin can also be used as a chain data input when the device is operated in chain mode.
FS/CS	5	1	Frame sync signal for TMS320 DSP serial interface or chip select input for SPI interface
+IN1	12	1	Second noninverting input.
+IN0	13	I	First noninverting input
NC	2	_	No connection.
REF+	1	- 1	External reference input.
REF-	16	I	Connect to AGND through individual via.
SCLK	9	I	Clock for serial interface
SDI	6	I	Serial data in (conversion start and reset possible)
SDO	7	0	Serial data out
+VA	11		Analog supply, +2.7 V to +5.5 VDC.
+VBD	10		Interface supply



MANUAL TRIGGER / READ While Sampling (use internal CCLK, EOC and INT polarity programmed as active low)




Figure 1. Timing for Conversion and Acquisition Cycles for Manual Trigger (Read while sampling)

AUTO TRIGGER / READ While Sampling (use internal CCLK, EOC and $\overline{\text{INT}}$ polarity programmed as active low)




Figure 2. Timing for Conversion and Acquisition Cycles for Autotrigger (Read while sampling)



MANUAL TRIGGER / READ While Converting (use internal CCLK, EOC and $\overline{\text{INT}}$ polarity programmed as active low)




Figure 3. Timing for Conversion and Acquisition Cycles for Manual Trigger (Read while converting)

AUTO TRIGGER / READ While Converting (use internal CCLK, EOC and INT polarity programmed as active low)




Figure 4. Timing for Conversion and Acquisition Cycles for Autotrigger (Read while converting)






Figure 5. Detailed SPI Transfer Timing

MANUAL TRIGGER / READ While Sampling (use internal CCLK active high, EOC and $\overline{\text{INT}}$ active low, TAG enabled, auto channel select)





Figure 6. Simplified Dual Channel Timing




TYPICAL CHARACTERISTICS

At -40° C to 85°C, V_{ref} [REF+ - (REF-)] = 5 V when +VA = +VBD = 5 V or V_{ref} [REF+ - (REF-)] = 2.5 V when +VA = +VBD = 3 V, f_{SCLK} = 42 MHz, or V_{ref} = 2.5 when +VA = +VBD = 2.7 V, f_{SCLK} = 37.8 MHz, f_i = DC for DC curves, f_i = 100 kHz for AC curves with 5-V supply and f_i = 10 kHz for AC curves with 3-V supply (unless otherwise noted)












Figure 28.

Figure 29.

Figure 30.






Figure 39.

Figure 38.

Figure 37.

ANALOG SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 40.





Figure 41.








Figure 43.





Figure 44.









Figure 48.







THEORY OF OPERATION

The ADS8329/30 is a high-speed, low power, successive approximation register (SAR) analog-to-digital converter (ADC) that uses an external reference. The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The ADS8329/30 has an internal clock that is used to run the conversion but can also be programmed to run the conversion based on the external serial clock, SCLK.

The ADS8329 has one analog input. The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both +IN and -IN inputs are disconnected from any internal function.

The ADS8330 has two inputs. Both inputs share the same common pin - COM. The negative input is the same as the -IN pin for the ADS8329. The ADS8330 can be programmed to select a channel manually or can be programmed into the auto channel select mode to sweep between channel 0 and 1 automatically.

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the -IN input is limited between AGND - 0.2 V and AGND + 0.2 V, allowing the input to reject small signals which are common to both the +IN and -IN inputs. The +IN input has a range of -0.2 V to V_{ref} + 0.2 V. The input span [+IN - (-IN)] is limited to 0 V to V_{ref} .

The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input



THEORY OF OPERATION (continued)

voltage, and source impedance. The current into the ADS8329/30 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (45 pF) to a 16-bit settling level within the minimum acquisition time (120 ns). When the converter goes into hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the +IN and -IN inputs and the span [+IN - (-IN)] should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used. Care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this is not observed, the two inputs could have different settling times. This may result in an offset error, gain error, and linearity error which change with temperature and input voltage.




Figure 51. Input Equivalent Circuit

Driver Amplifier Choice

The analog input to the converter needs to be driven with a low noise, op-amp like the THS4031 or OPA365. An RC filter is recommended at the input pins to low-pass filter the noise from the source. Two resistors of 20 Ω and a capacitor of 470 pF are recommended. The input to the converter is a unipolar input voltage in the range 0 V to V_{ref}. The minimum -3dB bandwidth of the driving operational amplifier can be calculated to:

$$f_{3db} = (\ln(2) \times (n+1))/(2\pi \times t_{ACQ})$$

where n is equal to 16, the resolution of the ADC (in the case of the ADS8329/30). When $t_{ACQ} = 120$ ns (minimum acquisition time), the minimum bandwidth of the driving amplifier is 15.6 MHz. The bandwidth can be relaxed if the acquisition time is increased by the application. The OPA365, OPA827, or THS4031 from Texas Instruments are recommended. The THS4031 used in the source follower configuration to drive the converter is shown in the typical input drive configuration, Figure 52.

Bipolar to Unipolar Driver

In systems where the input is bipolar, the THS4031 can be used in the inverting configuration with an additional DC bias applied to its + input so as to keep the input to the ADS8329/30 within its rated operating voltage range. This configuration is also recommended when the ADS8329/30 is used in signal processing applications where good SNR and THD performance is required. The DC bias can be derived from the REF3225 or the REF3240 reference voltage ICs. The input configuration shown in Figure 53 is capable of delivering better than 91 dB SNR and –96 dB THD at an input frequency of 10 kHz. In case bandpass filters are used to filter the input, care should be taken to ensure that the signal swing at the input of the bandpass filter is small so as to keep the distortion introduced by the filter minimal. In such cases, the gain of the circuit shown in Figure 53 can be increased to keep the input to the ADS8329/30 large to keep the SNR of the system high. Note that the gain of the system from the + input to the output of the THS4031 in such a configuration is a function of the gain of the AC signal. A resistor divider can be used to scale the output of the REF3225 or REF3240 to reduce the voltage at the DC input to THS4031 to keep the voltage at the input of the converter within its rated operating range.



THEORY OF OPERATION (continued)




Figure 52. Unipolar Input Drive Configuration




Figure 53. Bipolar Input Drive Configuration

REFERENCE

The ADS8329/30 can operate with an external reference with a range from 0.3 V to 5 V. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF3240 can be used to drive this pin. A 22- μ F ceramic decoupling capacitor is required between the REF+ and REF- pins of the converter. These capacitors should be placed as close as possible to the pins of the device. The REF- should be connected to its own via to the analog ground plane with the shortest possible distance.

CONVERTER OPERATION

The ADS8329/30 has an oscillator that is used as an internal clock which controls the conversion rate. The frequency of this clock is 21 MHz minimum. The oscillator is always on unless the device is in the deep powerdown state or the device is programmed for using SCLK as the conversion clock (CCLK). The minimum acquisition (sampling) time takes 3 CCLKs (this is equivalent to 120 ns at 24.5 MHz) and the conversion time takes 18 conversion clocks (CCLK) (~780 ns) to complete one conversion.

The conversion can also be programmed to run based on the external serial clock, SCLK, if is so desired. This allows a system designer to achieve system synchronization. The serial clock SCLK, is first reduced to 1/2 of its frequency before it is used as the conversion clock (CCLK). For example, with a 42-MHz SCLK this provides a 21-MHz clock for conversions. If it is desired to start a conversion at a specific rising edge of the SCLK when the external SCLK is programmed as the source of the conversion clock (CCLK) (and manual start of conversion is selected), the setup time between $\overline{\text{CONVST}}$ and that rising SCLK edge should be observed. This ensures the conversion is complete in 18 CCLKs (or 36 SCLKs). The minimum setup time is 20 ns to ensure synchronization between $\overline{\text{CONVST}}$ and SCLK. In many cases the conversion can start one SCLK period (or CCLK) later which results in a 19 CCLK (or 37 SCLK) conversion. The 20 ns setup time is not required once synchronization is relaxed.



THEORY OF OPERATION (continued)

The duty cycle of SCLK is not critical as long as it meets the minimum high and low time requirements of 8 ns. Since the ADS8329/30 is designed for high-speed applications, a higher serial clock (SCLK) must be supplied to be able to sustain the high throughput with the serial interface and so the clock period of SCLK must be at most 1 µs (when used as conversion clock (CCLK). The minimum clock frequency is also governed by the parasitic leakage of the capacitive digital-to-analog (CDAC) capacitors internal to the ADS8329/30.




Figure 54. Converter Clock

Manual Channel Select Mode

The conversion cycle starts with selecting an acquisition channel by writing a channel number to the command register (CMR). This cycle time can be as short as 4 serial clocks (SCLK).

Auto Channel Select Mode

Channel selection can also be done automatically if auto channel select mode is enabled. This is the default channel select mode. The dual channel converter, ADS8330, has a built-in 2-to-1 MUX. If the device is programmed for auto channel select mode then signals from channel 0 and channel 1 are acquired with a fixed order. Channel 0 is accessed first in the next cycle after the command cycle that configured CFR_D11 to 1 for auto channel select mode. This automatic access stops the cycle after the command cycle that sets CFR_D11 to 0.

Start of a Conversion

The end of acquisition or sampling instance (EOS) is the same as the start of a conversion. This is initiated by bringing the CONVST pin low for a minimum of 40 ns. After the minimum requirement has been met, the CONVST pin can be brought high. CONVST acts independent of FS/CS so it is possible to use one common CONVST for applications requiring simultaneous sample/hold with multiple converters. The ADS8329/30 switches from sample to hold mode on the falling edge of the CONVST signal. The ADS8329/30 requires 18 conversion clock (CCLK) edges to complete a conversion. The conversion time is equivalent to 1500 ns with a 12-MHz internal clock. The minimum time between two consecutive CONVST signals is 21 CCLKs.

A conversion can also be initiated without using $\overline{\text{CONVST}}$ if it is so programmed (CFR_D9 = 0). When the converter is configured as auto trigger, the next conversion is automatically started 3 conversion clocks (CCLK) after the end of a conversion. These 3 conversion clocks (CCLK) are used as the acquisition time. In this case the time to complete one acquisition and conversion cycle is 21 CCLKs.

MODE	SELECT CHANNEL	START CONVERSION
	Auto Channel Select ⁽¹⁾	Auto Trigger
Automatic	No need to write channel number to the CMR. Use internal sequencer for the ADS8330.	Start a conversion based on the conversion clock CCLK.
Manual	Manual Channel Select	Manual Trigger
Wanuai	Write the channel number to the CMR.	Start a conversion with CONVST.

Table 1. Different Types of Conversion

⁽¹⁾ Auto channel select should be used with auto trigger and also with the TAG bit enabled.



Status Output EOC/INT

When the status pin is programmed as EOC and the polarity is set as active low, the pin works in the following manner: The EOC output goes LOW immediately following CONVST going LOW when manual trigger is programmed. EOC stays LOW throughout the conversion process and returns to HIGH when the conversion has ended. The EOC output goes low for 3 conversion clocks (CCLK) after the previous rising edge of EOC, if auto trigger is programmed.

This status pin is programmable. It can be used as an EOC output (CFR_D[7:6] = 1, 1) where the low time is equal to the conversion time. This status pin can be used as \overline{INT} . (CFR_D[7:6] = 1, 0) which is set LOW at the end of a conversion is brought to HIGH (cleared) by the next read cycle. The polarity of this pin, used as either function (EOC or \overline{INT}), is programmable through CFR_D7.

Power-Down Modes

The ADS8329/30 has a comprehensive built-in power-down feature. There are three power-down modes: Deep power-down mode, Nap power-down mode, and auto nap power-down mode. All three power-down modes are enabled by setting the related CFR bits. The first two power-down modes are activated when enabled. A wakeup command, 1011b, can resume device operation from a power-down mode. Auto nap power-down mode works slightly different. When the converter is enabled in auto nap power-down mode, an end of conversion instance (EOC) puts the device into auto nap powerdown. The beginning of sampling resumes operation of the converter. The contents of the configuration register is not affected by any of the power-down modes. Any ongoing conversion when nap or deep powerdown is activated is aborted.




Figure 55. Typical Analog Supply Current Drop vs Time After Powerdown



Deep Power-Down Mode

Deep power-down mode can be activated by writing to configuration register bit CFR_D2. When the device is in deep power-down mode, all blocks except the interface are in powerdown. The external SCLK is blocked to the analog block. The analog blocks no longer have bias currents and the internal oscillator is turned off. In this mode, power dissipation falls from 5 mA to 1 μ A in 2 μ s. The wake-up time after a powerdown is 1 μ s. When bit D2 in the configuration register is set to 0, the device is in deep powerdown. Setting this bit to 1 or sending a wake-up command can resume the converter from the deep power-down state.

Nap Mode

In nap mode the ADS8329/230 turns off biasing of the comparator and the mid-volt buffer. In this mode power dissipation falls from 7 mA in normal mode to about 0.3 mA in 200 ns after the configuration cycle. The wake-up (resume) time from nap power-down mode is 3 CCLKs (120 ns with a 24.5-MHz conversion clock). As soon as the CFR_D3 bit in the control register is set to 0, the device goes into nap power-down mode, regardless of the conversion state. Setting this bit to 1 or sending a wake-up command can resume the converter from the nap power-down state.

Auto Nap Mode

Auto nap mode is almost identical to nap mode. The only difference is the time when the device is actually powered down and the method to wake up the device. Configuration register bit D4 is only used to enable/disable auto nap mode. If auto nap mode is enabled, the device turns off biasing after the conversion has finished, which means the end of conversion activates auto nap powerdown mode. Power dissipation falls from 7 mA in normal mode to about 0.3 mA in 200 ns. A CONVST resumes the device and turns biasing on again in 3 CCLKs (120 ns with a 24.5-MHz conversion clock). The device can also be woken up by disabling auto nap mode when bit D4 of the configuration register is set to 1. Any channel select command 0XXXb, wake up command or the set default mode command 1111b can also wake up the device from auto nap powerdown.

NOTE:

- This wake-up command is the word 1011b in the command word. This command sets bits D2 and D3 to 1 in the configuration register but not D4. But a wake-up command does remove the device from either one of these power-down states, deep/nap/auto nap powerdown.
- 2. Wake-up time is defined as the time between when the host processor tries to wake up the converter and when a convert start can occur.

Table 2. Power-Down Mode Comparisons

TYPE OF POWERDOWN	POWER CONSUMPTION	ACTIVATED BY	ACTIVATION TIME	RESUME POWER BY	RESUME TIME	ENABLE
Normal operation	7 mA/5.1 mA					
Deep powerdown	7 nA/1 nA	Setting CFR	100 μs	Woken up by command 1011b	1 μs	Set CFR
Nap powerdown	0.3 mA/0.2 mA	Setting CFR	200 μs	Woken up by command 1011b to achieve 6.6 mA since $(1.3 + 12)/2 = 6.6$	3 CCLKs	Set CFR
Auto nap powerdown		EOC (end of conversion)	200 μs	Woken up by CONVST, any channel select command, default command 1111b, or wake up command 1011b.	3 CCLKs	Set CFR






Figure 56. Read While Converting vs Read While Sampling (Manual trigger)




Figure 57. Read While Converting vs Read While Sampling with Deep or Nap Powerdown






Figure 58. Read While Converting vs Read While Sampling with Auto Nap Powerdown

Total Acquisition + Conversion Cycle Time:

•	·
Automatic:	= 21 CCLKs
Manual:	≥ 21 CCLKs
Manual + deep powerdown:	≥ 4SCLK + 100 µs + 3 CCLK + 18 CCLK +16 SCLK + 1 µs
Manual + nap powerdown:	≥ 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK
Manual + auto nap powerdown:	≥ 4 SCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK (use wakeup to resume)
Manual + auto nap powerdown:	≥ 1 CCLK + 3 CCLK + 3 CCLK + 18 CCLK +16 SCLK (use CONVST to resume)



DIGITAL INTERFACE

The serial interface is compatible with Motorola SPI. The serial clock is designed to accommodate the latest high-speed processors with an SCLK up to 50 MHz. Each cycle is started with the falling edge of FS/CS. The internal data register content which is made available to the output register at the EOC presented on the SDO output pin at the falling edge of FS/CS. This is the MSB. Output data are changed at the falling edge of SCLK so that the host processor can read it at the next rising edge. Serial data input is latched at the falling edge of SCLK.

The complete serial I/O cycle starts with the first rising edge of SCLK after the falling edge of FS/ \overline{CS} and ends 16 (see NOTE) falling edges of SCLK later. The serial interface is very flexible. It works with both CPOL = 0 or CPOL = 1. The interface ignores data if a falling edge arrives before the first rising edge. This means the falling edge of FS/ \overline{CS} may fall while SCLK is high. The same relaxation applies to the rising edge of FS/ \overline{CS} where SCLK may be high or low as long as the last SCLK falling edge happens before the rising edge of FS/ \overline{CS} .

NOTE:

There are cases where a cycle is 4 SCLKs or up to 24 SCLKs depending on the read mode combination. See Table 3 for details.

Internal Register

The internal register consists of two parts, 4 bits for the command register (CMR) and 12 bits for configuration data register (CFR).

D[15:12]	HEX	COMMAND	D[11:0]	WAKE UP FROM AUTO NAP	MINIMUM SCLKs REQUIRED	R/W
0000b	0h	Select analog input channel 0 ⁽²⁾	Don't care	Y	4	-
0001b	1h	Select analog input channel 1 ⁽²⁾	Don't care	Y	4	-
0010b	2h	Reserved	Reserved	Y	4	-
0011b	3h	Reserved	Reserved	Y	4	-
0100b	4h	Reserved	Reserved	Y	4	-
0101b	5h	Reserved	Reserved	Y	4	_
0110b	6h	Reserved	Reserved	Y	4	_
0111b	7h	Reserved	Reserved	Y	4	-
1000b	8h	Reserved	Reserved	_	-	-
1001b	9h	Reserved	Reserved	_	-	-
1010b	Ah	Reserved	Reserved	_	-	_
1011b	Bh	Wake up	Don't care	Y	4	W
1100b	Ch	Read CFR	Don't care	_	16	R
1101b	Dh	Read data	Don't care	_	16	R
1110	Eh	Write CFR	CFR Value	_	16	W
1111b	Fh	Default mode (load CFR with default value)	Don't care	Y	4	W

Table 3. Command Set Defined by Command Register (CMR)⁽¹⁾

WRITING TO THE CONVERTER

There are two different types of writes to the register, a 4-bit write to the CMR and a full 16-bit write to the CMR plus CFR. The command set is listed in Table 3. A simple command requires only 4 SCLKs and the write takes effect at the 4th falling edge of SCLK. A 16-bit write or read takes at least 16 SCLKs (see Table 5 for exceptions that require more than 16 SCLKs).

⁽¹⁾ When SDO is not in 3-state (FS/CS low and SCLK running), the bits from SDO are always part (depending on how many SCLKs are supplied) of the previous conversion result.

⁽²⁾ These two commands apply to the ADS8330 only.



Configuring the Converter and Default Mode

The converter can be configuring with command 1110b (write to the CFR) or command 1111b (default mode). A write to the CFR requires a 4-bit command followed by 12-bits of data. A 4-bit command takes effect at the 4th falling edge of SCLK. A CFR write takes effect at the 16th falling edge of SCLK.

A default mode command can be achieved by simply tying SDI to +VBD. As soon as the chip is selected at least four 1s are clocked in by SCLK. The default value of the CFR is loaded into the CFR at the 4th falling edge of SCLK.

CFR default values are all 1s (except for CFR_D1, this bit is ignored by the ADS8329 and is always read as a 0). The same default values apply for the CFR after a power-on reset (POR) and SW reset.

READING THE CONFIGURATION REGISTER

The host processor can read back the value programmed in the CFR by issuing command 1100b. The timing is similar to reading a conversion result except $\overline{\text{CONVST}}$ is not used and there is no activity on the EOC/ $\overline{\text{INT}}$ pin. The CFR value read back contains the first four MSBs of conversion data plus valid 12-bit CFR contents.

Table 4. Configuration Register (CFR) Map

SDI BIT	DEFINITI	ON.						
CFR - D[11 - 0]	DEFINITION							
	Channel select mode							
D11 Default = 1	Manual channel select enabled. Use channel select commands to access a different channel.	1: Auto channel select enabled. All channels are sampled and converted sequentially until the cycle after this bit is set to 0.						
D10 Default = 1	Conversion clock (CCLK) source select							
D TO Delault = T	0: Conversion clock (CCLK) = SCLK/2	1: Conversion clock (CCLK) = Internal OSC						
D9 Default = 1	Trigger (conversion start) select: start conversion at the end of sampling (EOS). If D9 = 0, the D4 setting is ignored.							
D9 Delault = 1	0: Auto trigger automatically starts (4 internal clocks after EOC inactive)	1: Manual trigger manually started by falling edge of CONVST						
D8 Default = 1	Don't care Don't care							
D7 Default = 1	Pin 10 polarity select when used as an output (EOC/INT)							
D7 Delault = 1	0: EOC Active high / INT active high	1: EOC Active low / INT active low						
DC Default 1	Pin 10 function select when used as an output (EOC/INT)							
D6 Default = 1	0: Pin used as INT	1: Pin used as EOC						
D5 Default = 1	Pin 10 I/O select for chain mode operation							
D5 Delault = 1	0: Pin 10 is used as CDI input (chain mode enabled)	1: Pin 10 is used as EOC/INT output						
D4 Default = 1	Auto nap powerdown enable/disable (mid voltage and comparator shut down between cycles). This bit setting is ignored if D9 = 0.							
D4 Delault = 1	0: Auto nap powerdown enabled (not activated)	1: Auto nap powerdown disabled						
D3 Default = 1	Nap powerdown (mid voltage and comparator shut down between cycles	s). This bit is set to 1 automatically by wake-up command.						
D3 Default = 1	0: Enable/activate device in nap powerdown	1: Remove device from nap powerdown (resume)						
D2 Default = 1	Deep powerdown. This bit is set to 1 automatically by wake-up command.							
D2 Delault = 1	0: Enable/activate device in deep powerdown	1: Remove device from deep powerdown (resume)						
D1 Default =	TAG bit enable. This bit is ignored by the ADS8329 and is alway read 0.							
0: ADS8329 1: ADS8330	0: TAG bit disabled.	1: TAG bit output enabled. TAG bit appears at the 17th SCLK.						
D0 Default = 1	Reset							
Do Delault = 1	0: System reset	1: Normal operation						

READING CONVERSION RESULT

The conversion result is available to the input of the output data register (ODR) at EOC and presented to the output of the output register at the next falling edge of $\overline{\text{CS}}$ or FS. The host processor can then shift the data out via the SDO pin any time except during the quiet zone. This is 20 ns before and 20 ns after the end of sampling (EOS) period. End of sampling (EOS) is defined as the falling edge of $\overline{\text{CONVST}}$ when manual trigger is used or the end of the 3rd conversion clock (CCLK) after EOC if auto trigger is used.



The falling edge of FS/CS should not be placed at the precise moment (minimum of at least one conversion clock (CCLK) delay) at the end of a conversion (by default when EOC goes high), otherwise the data is corrupt. If FS/CS is placed before the end of a conversion, the previous conversion result is read. If FS/CS is placed after the end of a conversion, the current conversion result is read.

The conversion result is 16-bit data in straight binary format as shown in Table 4. Generally 16 SCLKs are necessary, but there are exceptions where more than 16 SCLKS are required (see Table 5). Data output from the serial output (SDO) is left adjusted MSB first. The trailing bits are filled with the TAG bit first (if enabled) plus all zeros. SDO remains low until FS/CS is brought high again.

SDO is active when FS/CS is low. The rising edge of FS/CS 3-states the SDO output.

NOTE:

Whenever SDO is not in 3-state (when FS/CS is low and SCLK is running), a portion of the conversion result is output at the SDO pin. The number of bits depends on how many SCLKs are supplied. For example, a manual select channel command cycle requires 4 SCLKs, therefore 4 MSBs of the conversion result are output at SDO. The exception is SDO outputs all 1s during the cycle immediately after any reset (POR or software reset).

If SCLK is used as the conversion clock (CCLK) and a continuous SCLK is used, it is not possible to clock out all 16 SDO bits during the sampling time (6 SCLKs) because of the quiet zone requirement. In this case it is better to read the conversion result during the conversion time (36 SCLKs or 48 SCLKs in auto nap mode).

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT	
Full scale range	V _{ref}	STRAIGHT BINARY	
Least significant bit (LSB)	V _{ref} /65536	BINARY CODE	HEX CODE
Full scale	+V _{ref} - 1 LSB	1111 1111 1111 1111	FFFF
Midscale	V _{ref} /2	1000 0000 0000 0000	8000
Midscale – 1 LSB	V _{ref} /2- 1 LSB	0111 1111 1111 1111	7FFF
Zero	0 V	0000 0000 0000 0000	0000

Table 5. Ideal Input Voltages and Output Codes

TAG Mode

The ADS8330 includes a feature, TAG, that can be used as a tag to indicate which channel sourced the converted result. An address bit is added after the LSB read out from SDO indicating which channel the result came from if TAG mode is enabled. This address bit is 0 for channel 0 and 1 for channel 1. The converter requires more than the 16 SCLKs that are required for a 4 bit command plus 12 bit CFR or 16 data bits because of the additional TAG bit.

Chain Mode

The ADS8329/30 can operate as a single converter or in a system with multiple converters. System designers can take advantage of the simple high-speed SPI compatible serial interface by cascading them in a single chain when multiple converters are used. A bit in the CFR is used to reconfigure the EOC/INT status pin as a secondary serial data input, chain data input (CDI), for the conversion result from an upstream converter. This is chain mode operation. A typical connection of three converters is shown in Figure 59.






Figure 59. Multiple Converters Connected Using Chain Mode

When multiple converters are used in chain mode, the first converter is configured in regular mode while the rest of the converters downstream are configured in chain mode. When a converter is configured in chain mode, the CDI input data goes straight to the output register, therefore the serial input data passes through the converter with a 16 SCLK (if the TAG feature is disabled) or a 24 SCLK delay, as long as $\overline{\text{CS}}$ is active. See Figure 60 for detailed timing. In this timing the conversion in each converters are done simultaneously.

Cascaded Manual Trigger/Read While Sampling (Use internal CCLK, EOC active low, and INT active low) $\overline{\text{CS}}$ held low during the N times 16 bits transfer cycle.




Figure 60. Simplified Cascade Mode Timing with Shared CONVST and Continuous CS



Care must be given to handle the multiple \overline{CS} signals when the converters are operating in chain mode. The different chip select signals must be low for the entire data transfer (in this example 48 bits for three converters). The first 16-bit word after the falling chip select is always the data from the chip that received the chip select signal.

Case 1: If chip select is not toggled (\overline{CS} stays low), the next 16 bits are data from the upstream converter, and so on. This is shown in Figure 60. If there is no upstream converter in the chain, as converter #1 in the example, the same data from the converter is going to be shown repeatedly.

Case 2: If the chip select is toggled during a chain mode data transfer cycle, as illustrated in Figure 61, the same data from the converter is read out again and again in all three discrete 16-bit cycles. This is not a desired result.




Figure 61. Simplified Cascade Mode Timing with Shared CONVST and Discrete CS

Figure 62 shows a slightly different scenario where $\overline{\text{CONVST}}$ is not shared by the second converter. Converters #1 and #3 have the same $\overline{\text{CONVST}}$ signal. In this case, converter #2 simply passes previous conversion data downstream.



Cascaded Manual Trigger/Read While Sampling (Use internal CCLK, EOC active low and INT active low)

CS held low during the N times 16 bits transfer cycle.




Figure 62. Simplified Cascade Timing (Separate CONVST)

The number of SCLKs required for a serial read cycle depends on the combination of different read modes, TAG bit, chain mode, and the way a channel is selected, i.e., auto channel select. This is listed in Table 6.

Table 6. Required SCLKs For Different Read Out Mode Combinations

	•			
CHAIN MODE ENABLED CFR.D5	AUTO CHANNEL SELECT CFR.D11	TAG ENABLED CFR.D1	NUMBER OF SCLK PER SPI READ	TRAILING BITS
0	0	0	16	None
0	0	1	≥17	MSB is TAG bit plus zero(s)
0	1	0	16	None
0	1	1	≥17	TAG bit plus 7 zeros
1	0	0	16	None
1	0	1	24	TAG bit plus 7 zeros
1	1	0	16	None
1	1	1	24	TAG bit plus 7 zeros



SCLK skew between converters and data path delay through the converters configured in chain mode can affect the maximum frequency of SCLK. The delay can also be affected by supply voltage and loading. It may be necessary to slow down the SCLK when the devices are configured in chain mode.




Figure 63. Typical Delay Through Converters Configured in Chain Mode

RESET

The converter has two reset mechanisms, a power-on reset (POR) and a software reset using CFR_D0. These two mechanisms are NOR-ed internally. When a reset (software or POR) is issued, all register data are set to the default values (all 1s) and the SDO output (during the cycle immediately after reset) is set to all 1s. The state machine is reset to the power-on state.




Figure 64. Digital Output Under Reset Condition



APPLICATION INFORMATION

TYPICAL CONNECTION




Figure 65. Typical Circuit Configuration



PACKAGE OPTION ADDENDUM

8-Jan-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS8329IBRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IBRSARG4	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IBRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IBRSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IRSAR	ACTIVE	QFN	RSA	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IRSARG4	ACTIVE	QFN	RSA	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8329IRSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IBRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IBRSARG4	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IBRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IBRSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IRSARG4	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ADS8330IRSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

8-Jan-2007

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RSA (S-PQFP-N16) PLASTIC QUAD FLATPACK 4,15 3,85 4,15 3,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE △ 0,08 0,65 $16X \frac{0,50}{0,30}$ 16 13 EXPOSED THERMAL PAD ⊕ Ø 0,10 M 4205141/B 11/04

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265