## Product Specification

## PE4283

## Product Description

The PE4283 RF Switch is designed to cover a broad range of applications from DC through 4000 MHz ．This reflective switch integrates on－board CMOS control logic with a low voltage CMOS－compatible control interface，and can be controlled using either single－pin or complementary control inputs．The PE4283 operates using a +3 volt power supply．

The PE4283 SPDT High Power RF Switch is manufactured on Peregrine＇s UltraCMOS ${ }^{T M}$ process，a patented variation of silicon－on－insulator（SOI）technology on a sapphire substrate，offering the performance of GaAs with the economy and integration of conventional CMOS．

Figure 1．Functional Diagram


## SPDT High Power UltraCMOS ${ }^{\text {™ }}$

 DC－4．0 GHz RF Switch
## Features

－Single－pin or complementary CMOS logic control inputs
－ 1.5 kV ESD tolerance
－Low insertion loss： 0.65 dB at $1000 \mathrm{MHz}, 0.70 \mathrm{~dB}$ at 2500 MHz
－RFC－RF1／RF2 isolation of 33.5 dB at $1000 \mathrm{MHz}, 21.5 \mathrm{~dB}$ at 2500 MHz
－RF1－RF2 isolation of 37.5 dB at $1000 \mathrm{MHz}, 22 \mathrm{~dB}$ at 2500 MHz
－Typical input 1 dB compression point of +32 dBm
－Ultra－small SC－70 package

Figure 2．Package Type SC－70
6－lead SC－70


Table 1．Electrical Specifications＠＋25 ${ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$

| Parameter | Conditions | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Frequency ${ }^{1}$ | DC－ 4000 | DC |  | 4000 | MHz |
| Insertion Loss | $\begin{aligned} & 1000 \mathrm{MHz} \\ & 2500 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.65 \\ & 0.70 \end{aligned}$ | $\begin{aligned} & 0.75 \\ & 0.80 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation：RFC－RF1／RF2 | $\begin{aligned} & 1000 \mathrm{MHz} \\ & 2500 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 31.5 \\ & 19.5 \end{aligned}$ | $\begin{aligned} & 33.5 \\ & 21.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation：RF1－RF2 | $\begin{aligned} & 1000 \mathrm{MHz} \\ & 2500 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 35.5 \\ 20 \end{gathered}$ | $\begin{gathered} 37.5 \\ 22 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return Loss | $\begin{aligned} & 1000 \mathrm{MHz} \\ & 2500 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & \hline 19 \\ & 16 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| ＇ON＇Switching Time | $50 \%$ CTRL to 0.1 dB of final value， 1 GHz |  | 0.725 | 1.5 | $\mu \mathrm{s}$ |
| ＇OFF＇Switching Time | $50 \%$ CTRL to 25 dB isolation， 1 GHz |  | 0.625 | 1.3 | $\mu \mathrm{s}$ |
| Input 1 dB Compression | 1000 MHz | 30 | ＋32 |  | dBm |
| es edt（PB）PDF | $1000 \mathrm{MHz}, 20 \mathrm{dBm}$ input power |  | ＋53 |  | dBm |

spdf．dzsc．com

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| Pin <br> No. | Pin <br> Name | Description |
| :---: | :---: | :--- |
| 1 | RF1 | RF Port1 $^{2}$ |
| 2 | GND | Ground connection. Traces should be <br> physically short and connected to ground <br> plane for best performance. |
| 3 | RF2 | RF Port2 $^{2}$ |
| 4 | V1 | Switch control input, CMOS logic level. $^{\|c\|}$ |
| 5 | RFC | RF Common $^{2}$ |
| 6 | V2 | This pin supports two interface options: <br> Single-pin control mode. A nominal 3-volt <br> supply connection is required. <br> Complementary-pin control mode. A <br> complementary CMOS control signal <br> to V1 is supplied to this pin. |

Note: 2. All RF pins must be DC blocked with an external series capacitor or held at 0 VDC.
Table 3. Absolute Maximum Ratings

| Symbol | Parameter/Conditions | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | -0.3 | 4.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage on any input | -0.3 | $\mathrm{V}_{\mathrm{D}}+$ <br> 0.3 | V |
| $\mathrm{~T}_{\mathrm{ST}}$ | Storage temperature <br> range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{OP}}$ | Operating temperature <br> range | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{IN}}$ | Input power (50ת) |  | +34 | dBm |
| $\mathrm{V}_{\text {ESD }}$ | ESD Voltage (HBM, <br> ML_STD 883 Method <br> $3015.7)$ |  | 1500 | V |
|  | ESD Voltage (MM, <br> JEDEC, JESD22-A114-B) |  | 100 | V |

Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage.
Functional operation should be restricted to the limits in the DC Electrical Specifications table. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 4. DC Electrical Specifications

| Parameter | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ Power Supply Voltage | 2.0 | 3.0 | 3.3 | V |
| IDD <br> $(\mathrm{V} 1=3 \mathrm{~V}, \mathrm{~V} 2=3 \mathrm{~V})$ |  | 8 | 50 | $\mu \mathrm{~A}$ |
| Control Voltage High | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  |  | V |
| Control Voltage Low |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\text {™ }}$ devices are immune to latch-up.

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS ${ }^{\text {M }}$ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 3.

Figure 4. Maximum Operating Input Power ${ }^{3}$


Note: 3. Operating within DC limits (Table 4).

Table 5. Single-pin Control Logic Truth Table

| Control Voltages | Signal Path |
| :--- | :--- |
| Pin 6 (V2) $=V_{D D}$ <br> Pin $4(V 1)=$ High | RFC to RF1 |
| Pin 6 (V2) $=V_{D D}$ <br> Pin 4 (V1) $=$ Low | RFC to RF2 |

## Table 6. Complementary-pin Control Logic Truth Table

| Control Voltages | Signal Path |
| :--- | :--- |
| Pin 6 (V2) = Low <br> Pin 4 (V1) = High | RFC to RF1 |
| Pin 6 (V2) $=$ High <br> Pin 4 (V1) = Low | RFC to RF2 |

## Control Logic Input

The PE4283 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode.

Single-pin control mode enables the switch to operate with a single control pin (pin 4) supporting a +3 -volt CMOS logic input, and requires a dedicated +3 -volt power supply connection (pin 6). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS $\mu$ Processor I/O port.

Complementary-pin control mode allows the switch to operate using complementary control pins V1 and V2 (pins $4 \& 6$ ), that can be directly driven by +3 -volt CMOS logic or a suitable $\mu$ Processor I/O port. This enables the PE4283 to operate in positive control voltage mode within the PE4283 operating limits.

## Evaluation Kit

The SPDT switch EK Board was designed to ease customer evaluation of Peregrine's PE4283. The RF common (RFC) port is connected through a $50 \Omega$ transmission line via the top SMA connector, J1. RF1 and RF2 are connected through $50 \Omega$ transmission lines via SMA connectors J 2 and J3, respectively. A through $50 \Omega$ transmission is available via SMA connectors J 4 and J 5 . This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.031 ". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.0476 ", trace gaps of 0.030 ", dielectric thickness of 0.028 ", metal thickness of 0.0021 " and $\varepsilon_{\mathrm{r}}$ of 4.4.

J6 and J7 provide a means for controlling DC and digital inputs to the device. J6-1 is connected to the device V2 input. J7-1 is connected to the device V1 input. Series resistors (R1 and R2) are provided to reduce the package resonance between RF and DC lines.

Figure 5. Evaluation Board Layouts
Peregrine Specification 101/0162


Figure 6. Evaluation Board Schematic
Peregrine Specification 102/0322


## Typical Performance Data

Figure 7. Insertion Loss @ $25{ }^{\circ} \mathrm{C}$


Figure 9. Isolation: RF1-RF2 @ $25^{\circ} \mathrm{C}$


Figure 8. Insertion Loss @ 3 V


Figure 10. Isolation: RF1-RF2 @ 3 V


## Typical Performance Data

Figure 11. Isolation: RFC-RF1/RF2 @ $25^{\circ} \mathrm{C}$


Figure 13. Return Loss: RF1-RF2 @ $25^{\circ} \mathrm{C}$


Figure 12. Isolation: RFC-RF1/RF2 @ 3 V


Figure 14. Return Loss: RF1-RF2 @ 3 V


## Typical Performance Data

Figure 15. Return Loss: RFC-RF1 @ $25{ }^{\circ} \mathrm{C}$


Figure 17. Return Loss: RFC-RF2 @ $25^{\circ} \mathrm{C}$


Figure 16. Return Loss RFC-RF1 @ 3 V


Figure 18. Return Loss: RFC-RF2 @ 3 V


## Typical Performance Data

Figure 19. Input 1 dB Compression and IIP3


Figure 20. Package Drawing
6-lead SC-70


NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS
2. DIMENSIONS ARE INCLUSIVE OF PLATING
3. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH \& METAL BURR
4. ALL SPECIFICATIONS COMPLY TO EIAJ SC70

Figure 21. Tape and Reel Specifications


Notes:

1. 10 sprocket hole pitch cumulative tolerance $\pm .02$.
2. Camber not to exceed 1 mm in 100 mm .
3. Material: Black Conductive Advantek Polystyrene.
4. Ao and Bo measured an a plane 0.3 mm above the bottom of the pocket
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

$$
\begin{aligned}
& \mathrm{Ao}=2.25 \mathrm{~mm} \\
& \mathrm{Bo}=2.4 \mathrm{~mm} \\
& \mathrm{Ko}=1.2 \mathrm{~mm}
\end{aligned}
$$

## Table 7. Ordering Information

| Order Code | Part Marking | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: | :---: |
| $4283-01$ | 283 | PE4283-06SC70-7680A | 6-lead SC-70 | 7680 units / Canister |
| $4283-02$ | 283 | PE4283-06SC70-3000C | 6 -lead SC-70 | 3000 units / T\&R |
| $4283-00$ | PE4283-EK | PE4283-06SC70-EK | Evaluation Kit | $1 /$ Box |
| $4283-51$ | 283 | PE4283G-06SC70-7680A | Green 6-lead SC-70 | 7680 units / Canister |
| $4283-52$ | 283 | PE4283G-06SC70-3000C | Green 6-lead SC-70 | 3000 units / T\&R |

## Sales Offices

## The Americas

Peregrine Semiconductor Corporation
9450 Carroll Park Drive
San Diego, CA 92121
Tel 858-731-9400
Fax 858-731-9499

## Europe

Peregrine Semiconductor Europe
Bâtiment Maine
13-15 rue des Quatre Vents
F- 92380 Garches, France
Tel: +33-1-47-41-91-73
Fax : +33-1-47-41-91-73

## Space and Defense Products

## Americas:

Tel: 505-881-0438
Fax: 505-881-0443
Europe, Asia Pacific:
180 Rue Jean de Guiramand
13852 Aix-En-Provence cedex 3, France
Tel: +33(0) 442393361
Fax: +33(0) 442397227

## North Asia Pacific

Peregrine Semiconductor K.K.
5A-5, 5F Imperial Tower
1-1-1 Uchisaiwaicho, Chiyoda-ku
Tokyo 100-0011 Japan
Tel: +81-3-3502-5211
Fax: +81-3-3502-5213
Peregrine Semiconductor, Korea
\#B-2402, Kolon Tripolis, \#210
Geumgok-dong, Bundang-gu, Seongnam-si, Gyeonggi-do, 463-480 S. Korea
Tel: +82-31-728-4300
Fax: +82-31-728-4305

## South Asia Pacific

Peregrine Semiconductor, China
Shanghai, 200040, P.R. China
Tel: +86-21-5836-8276
Fax: +86-21-5836-7652

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

## Data Sheet Identification

## Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

## Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

## Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp.

