

#### **PRELIMINARY**

March 2007

## ADC083000 8-Bit, 3 GSPS, High Performance, Low Power A/D Converter

## **General Description**

Note: This product is currently in development. - ALL specifications are design targets and are subject to change.

The ADC083000 is a single, low power, high performance CMOS analog-to-digital converter that digitizes signals to 8 bits resolution at sampling rates up to 3.4 GSPS. Consuming a typical 1.8 Watts at 3 GSPS from a single 1.9 Volt supply, this device is guaranteed to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters up to Nyquist, producing a high 7.0 Effective Number Of Bits, (ENOB) with a 748 MHz input signal and a 3 GHz sample rate while providing a 10-18 Bit Error Rate, (BER). The ADC083000 achieves a 3 GSPS sampling rate by utilizing both the rising and falling edge of a 1.5 GHz input clock. Output formatting is offset binary and the LVDS digital outputs are compliant with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.

The ADC has a 1:4 demultiplexer that feeds four LVDS buses and reduces the output data rate on each bus to a quarter of the sampling rate. The ADC can be programmed into the 1:2 Output Mode where the data is output on the Dc and Dd channels at the rate of the input clock.

The converter typically consumes less than 20 mW in the Power Down Mode and is available in a 128-lead, thermally enhanced exposed pad LQFP and operates over the Industrial (-40°C  $\leq T_A \leq +85$ °C) temperature range.

### **Features**

- Internal Sample-and-Hold
- Single +1.9V ±0.1V Operation
- Choice of SDR or DDR output clocking
- 1:2 or 1:4 Selectable Output Demux
- Clock Phase Adjust for Multiple ADC Synchronization
- Guaranteed No Missing Codes
- Serial Interface for Extended Control
- Adjustment of Input Full-Scale Range and Offset
- Duty Cycle Corrected Sample Clock
- Test pattern

## **Key Specifications**

■ Resolution	8 Bits
<ul><li>Max Conversion Rate</li></ul>	3 GSPS (min)
■ Bit Error Rate (BER)	10 <sup>-18</sup> (typ)
■ ENOB @ 748 MHz Input	7.0 Bits (typ)
■ SNR @ 748 MHz	44 dB (typ)
■ Full Power Bandwidth	3 GHz (typ)
■ Power Consumption	
— Operating	1.8 W (typ)
— Power Down Mode	20 mW (typ)

## **Applications**


- Direct RF Down Conversion
- Digital Oscilloscopes
- Satellite Set-top boxes
- Communications Systems
- Test Instrumentation

## **Ordering Information**


Industrial Temperature Range (-40°C < T <sub>A</sub> < +85°C)	NS Package		
ADC083000CIYB	128-Pin Exposed Pad LQFP		
ADC08x3000EB	Development Board		
WWW.DZSC.COM			



## **Block Diagram**



## **Pin Configuration**



Note: The exposed pad on the bottom of the package must be soldered to a ground plane to ensure rated performance.

# **Pin Descriptions and Equivalent Circuits**

Pin Function			
Pin No.	Symbol	Equivalent Circuit	Description
3	OutV / SCLK	V <sub>A</sub> 500k GND	Output Voltage Aplitude / Serial Interface Clock (Input):LVCMOS Tie this pin high for normal differential DCLK and data amplitude. Ground this pin for a reduced differential output amplitude and reduced power consumption. See Section 1.1.6. When the extended control mode is enabled, this pin functions as the SCLK input which clocks in the serial data. See Section 1.2 for details on the extended control mode. See Section 1.3 for description of the serial interface.
4	OutEdge / DDR / SDATA	SDATA VA 50k 8 pF SDATA	Edge Select / Double Data Rate / Serial Data (Input):LVCMOS This input sets the output edge of DCLK+ at which the output data transitions. (See Section 1.1.5.2). When this pin is floating or connected to 1/2 the supply voltage, DDR clocking is enabled. When the extended control mode is enabled, this pin functions as the SDATA input. See Section 1.2 for details on the extended control mode. See Section 1.3 for description of the serial interface.
15	DCLK_RST	V <sub>A</sub>	DCLK Reset (Input):LVCMOS A positive pulse on this pin is used to reset and synchronize the DCLK outs of multiple converters. See Section 1.5 for detailed description. When bit 14 in the Configuration Register (address 1h) is set to 0b, this single- ended DCLK_RST pin is selected.
26	PD		Power Down (Input):LVCMOS A logic high on the PD pin puts the entire device into the Power Down Mode.
30	CAL	GND	Calibration Cycle Initiate (Input):LVCMOS A minimum 80 input clock cycles logic low followed by a minimum of 80 input clock cycles high on this pin initiates the calibration sequence. See Section 2.4.2 for an overview of self-calibration and Section 2.4.2.2 for a description of on-command calibration.
14	FSR/ECE	50k 200k 50k 8 pF	Full Scale Range Select / Extended Control Enable (Input):LVCMOS In non-extended control mode, a logic low on this pin sets the full-scale differential input range to 600 mV <sub>P-P</sub> . A logic high on this pin sets the full-scale differential input range to 800 mV <sub>P-P</sub> . See Section 1.1.4. To enable the extended control mode, whereby the serial interface and control registers are employed, allow this pin to float or connect it to a voltage equal to $V_A/2$ . See Section 1.2 for information on the extended control mode.

Pin Function	Pin Functions				
Pin No.	Pin No. Symbol Equivalent Circuit Description				
127	CalDly / SCS	V <sub>A</sub> 50k 50k GND	Calibration Delay / Serial Interface Chip Select (Input):LVCMOS With a logic high or low on pin 14, this pin functions as Calibration Delay and sets the number of input clock cycles after power up before calibration begins (See Section 1.1.1). With pin 14 floating, this pin acts as the enable pin for the serial interface input and the CalDly value becomes "0" (short delay with no provision for a long power-up calibration delay).		
10 11	CLK+ CLK-	AGND 50k VBIAS	Sampling Clock Input (Input):LVDS The differential clock signal must be a.c. coupled to these pins. The input signal is sampled on the falling edge of CLK+. See Section 1.1.2 for a description of acquiring the input and Section 2.3 for an overview of the clock inputs.		
18 19	V <sub>IN</sub> + V <sub>IN</sub> -	AGND V <sub>CMO</sub> Control from V <sub>CMO</sub> AGND  AGND	Signal Input (Input):Analog The differential full-scale input range is 600 mV <sub>P-P</sub> when the FSR pin is low, or 800 mV <sub>P-P</sub> when the FSR pin is high.		
22 23	DCLK_RST+ DCLK_RST-	AGND 100	Sample Clock Reset (Input):LVDS A positive pulse on this pin is used to reset and synchronize the DCLK outs of multiple converters. See Section 1.5 for detailed description. When bit 14 in the Configuration Register (address 1h) is set to 1b, these differential DCLK_RST pins are selected.		
7	V <sub>CMO</sub>	VA VCMO  AC Couple Enable  8 pF	Common Mode Voltage (Output):Analog - The voltage output at this pin is required to be the common mode input voltage at $V_{IN}^+$ and $V_{IN}^-$ when d.c. coupling is used. This pin should be grounded when a.c. coupling is used at the analog input. This pin is capable of sourcing or sinking 100µA and can drive a load up to 80 pF. See Section 2.2.		

Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description		
31	$V_{BG}$		Bandgap Output Voltage (Output):Analog - Capable of 100 μA source/sink and can driv a load up to 80 pF.		
126	CalRun	DGND	Calibration Running (Output):LVCMOS - This pin is at a logic high when calibration is running.		
32	R <sub>EXT</sub>	VA GND	External Bias Resistor Connection  Analog - Nominal value is 3.3k-Ohms (±0.1%) to ground. See Section 1.1.1.		
34 35	Tdiode_P Tdiode_N	Tdiode_P O	Temperature Diode Analog - Positive (Anode) and Negative (Cathode) for die temperature measurements. See Section 2.6.2.		

Pin Function	Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description			
36 / 37	Da0+ / Da0-					
38 / 39	Da1+ / Da1-					
43 / 44	Da2+ / Da2-					
45 / 46	Da3+ / Da3-					
47 / 48	Da4+ / Da4-					
49 / 50	Da5+ / Da5-					
54 / 55	Da6+ / Da6-		A and C Data			
56 / 57	Da7+ / Da7-		(Output):LVDS Data Outputs from the first internal converter.			
58 / 59	Dc0+ / Dc0-		The data should be extracted in the order ABCD These outputs			
60 / 61	Dc1+ / Dc1-		should always be terminated with a $100\Omega$ differential resistor.			
65 / 66	Dc2+ / Dc2-					
67 / 68	Dc3+ / Dc3-					
69 / 70	Dc4+ / Dc4-					
71 / 72	Dc5+ / Dc5-					
75 / 76	Dc6+ / Dc6-					
77 / 78	Dc7+ / Dc7-					
83 / 84	Dd7- / Dd7+					
85 / 86	Dd6- / Dd6+					
89 / 90	Dd5- / Dd5+	$V_{\mathtt{DR}}$				
91 / 92	Dd4- / Dd4+					
93 / 94	Dd3- / Dd3+	l				
95 / 96	Dd2- / Dd2+	ΙΥΙ	B and D Data			
100 / 101	Dd1- / Dd1+		(Output):LVDS Data Outputs from the second internal			
102 / 103 104 / 105	Dd0- / Dd0+	▎╶╜┪┩╶┦	converter. The data should be extracted in the order ABCD			
104 / 103	Db7- / Db7+ Db6- / Db6+		These outputs should always be terminated with a $100\Omega$			
111 / 112	Db5- / Db5+	<del>      </del> 0	differential resistor.			
113 / 114	Db4- / Db4+	▎ ÷┙┡┪ <del>╸</del>				
115 / 116	Db3- / Db3+	<del>                                   </del>				
117 / 118	Db2- / Db2+	(1)				
122 / 123	Db1- / Db1+					
124 / 125	Db0- / Db0+	DR GND				
			Out Of Range			
			(Output):LVDS - A differential high at these pins indicates that			
79	OR+		the differential input is out of range (outside the range ±325 mV			
80	OR-		or ±435 mV as defined by the FSR pin). These outputs should			
			always be terminated with a $100\Omega$ differential resistor.			
			Differential Clock			
			(Output):LVDS - The Differential Clock outputs are used to latch			
			the output data. Delayed and non-delayed data outputs are			
			supplied synchronous to this signal. When demultiplexing 1:4,			
			DCLK is at 1/2 the sample clock rate in SDR mode and at 1/4 the			
			sample clock rate in the DDR mode. These outputs should			
82	DCLK+		always be terminated with a $100\Omega$ differential resistor. The DCLK			
81	DCLK-		outputs are not active during the calibration cycle depending on			
			the setting of Configuration Register (address 1h), bit- 14 (RTD).			
			DCLK is continuously present during the calibration cycle when			
			bit-14 is set high (1b) and is not active during the calibration cycle			
			when set low (0b). When demultiplexing 1:2, DCLK is on half			
			sample clock rate and data is output on both edges (DDR mode).			

www.national.com

Pin Functio	Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description			
2, 5, 8, 13, 16, 17, 20, 25, 28, 33, 128	$V_{A}$		Analog power supply pins (Power) - Bypass these pins to ground.			
40, 51,62, 73, 88, 99, 110, 121	$V_{DR}$		Output Driver power supply pins (Power) - Bypass these pins to DR GND.			
1, 6, 9, 12, 21, 24, 27	GND		(Gnd) - Ground return for V <sub>A</sub> .			
42, 53, 64, 74, 87, 97, 108, 119	DR GND		(Gnd) - Ground return for V <sub>DR</sub> .			
29,41,52, 63, 98, 109, 120	NC		No Connection Make no connection to these pins			

### **Absolute Maximum Ratings**

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage  $(V_A, V_{DR})$ 2 2V Voltage on Any Input Pin -0.15V to  $(V_A + 0.15V)$ 

**Ground Difference** 

IGND - DR GNDI 0V to 100 mV Input Current at Any Pin (Note 3) ±25 mA Package Input Current (Note 3) ±50 mA

Power Dissipation at T<sub>△</sub> ≤ 85°C ESD Susceptibility (Note 4)

Human Body Model 2500V Machine Model 250V Storage Temperature -65°C to +150°C

process must comply with Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 5)

### Operating Ratings (Notes 1, 2)

Ambient Temperature Range  $-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$ Supply Voltage (V<sub>A</sub>) +1.8V to +2.0V Driver Supply Voltage (VDR) +1.8V to  $V_{\Delta}$ Analog Input Common Mode Voltage V<sub>CMO</sub> ±50mV

V<sub>IN</sub>+, V<sub>IN</sub>- Voltage Range

200mV to  $V_A$ (Maintaining Common Mode)

**Ground Difference** 

(IGND - DR GNDI) CLK Pins Voltage Range 0V to V<sub>A</sub> Differential CLK Amplitude  $0.4V_{P-P}$  to  $2.0V_{P-P}$ 

Package Thermal Resistance

ackage incima incolorance						
Package	$\theta_{JA}$	θ <sub>JC (Top of</sub>	$\theta_{J\text{-PAD}}$			
	JA.	Package)	(Thermal Pad)			
128-Lead Exposed Pad LQFP	26°C / W	10°C / W	2.8°C / W			

### Converter Electrical Characteristics

NOTE: This product is currently in development and the parameters specified in this section are DESIGN TARGETS. The specifications in this section cannot be guaranteed until device characterization has taken place.

TBD W

The following specifications apply after calibration for V<sub>A</sub> = V<sub>DR</sub> = +1.9V<sub>DC</sub>, OutV = 1.9V, V<sub>IN</sub> FSR (a.c. coupled) = differential  $870 \text{mV}_{P-P}$ ,  $C_L = 10 \text{ pF}$ , Differential, a.c. coupled Sinewave Input Clock,  $f_{CLK} = 1.5 \text{GHz}$  at  $0.5 \text{V}_{P-P}$  with 50% duty cycle,  $V_{BG} = \text{Floating}$ , Non-Extended Control Mode, SDR Mode,  $R_{EXT}$  = 3300 $\Omega$  ±0.1%, Analog Signal Source Impedance = 100 $\Omega$  Differential. **Boldface limits apply for T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>**. All other limits T<sub>A</sub> = 25°C, unless otherwise noted. (Notes 6, 7)

	- 7 111111 11172	, ,,	· · · · · · · · · · · · · · · · · · ·		
Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 8)	Units (Limits)
STATIC CO	NVERTER CHARACTERISTICS			!	•
INL	Integral Non-Linearity (Best fit)	DC Coupled, 1MHz Sine Wave Over Ranged	±0.35	±TBD	LSB (max)
DNL	Differential Non-Linearity	DC Coupled, 1MHz Sine Wave Over Ranged	±0.25	±TBD	LSB (max)
	Resolution with No Missing Codes			8	Bits
V <sub>OFF</sub>	Offset Error		-0.45	-TBD TBD	LSB (min) LSB (max)
V <sub>OFF</sub> _ADJ	Input Offset Adjustment Range	Extended Control Mode	±45		mV
PFSE	Positive Full-Scale Error (Note 9)		-0.6	±TBD	mV (max)
NFSE	Negative Full-Scale Error (Note 9)		-1.31	±TBD	mV (max)
FS_ADJ	Full-Scale Adjustment Range	Extended Control Mode	±20	±15	%FS
DYNAMIC C	CONVERTER CHARACTERISTICS		•		
FPBW	Full Power Bandwidth		3		GHz
B.E.R.	Bit Error Rate		10-18		Error/Sample
	Gain Flatness	d.c. to 1500 MHz	±TBD		dBFS
	Gain Flainess	d.c. to 3 GHz	±TBD		dBFS
		f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR – 0.5 dB	7.2	TBD	Bits (min)
ENOB	Effective Number of Bits	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR – 0.5 dB	7.0	TBD	Bits (min)
		f <sub>IN</sub> = 1498 MHz, V <sub>IN</sub> = FSR - 0.5 dB	6.2	TBD	Bits (min)
	Circulta Naira Blue Bistortica	f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR – 0.5 dB	44	TBD	dB (min)
SINAD	Signal-to-Noise Plus Distortion Ratio	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR – 0.5 dB	43.7	TBD	dB (min)
	Tiano	f <sub>IN</sub> = 1498 MHz, V <sub>IN</sub> = FSR - 0.5 dB	38.8	TBD	dB (min)

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 8)	Units (Limits)
		$f_{IN} = 373 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	45.0	TBD	dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 748 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	44.0	TBD	dB (min)
		$f_{IN} = 1498 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	39.0	TBD	dB (min)
		f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-56	-TBD	dB (max)
THD	Total Harmonic Distortion	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR – 0.5 dB	-56	-TBD	dB (max)
		f <sub>IN</sub> = 1498 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-52	-TBD	dB (max)
		f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR – 0.5 dB	-TBD		dB
2nd Harm	Second Harmonic Distortion	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR – 0.5 dB	-TBD		dB
		f <sub>IN</sub> = 1498 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-TBD		dB
		f <sub>IN</sub> = 373 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-TBD		dB
3rd Harm	Third Harmonic Distortion	f <sub>IN</sub> = 748 MHz, V <sub>IN</sub> = FSR – 0.5 dB	-TBD		dB
		f <sub>IN</sub> = 1498 MHz, V <sub>IN</sub> = FSR - 0.5 dB	-TBD		dB
		$f_{IN} = 373 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	54	TBD	dB (min)
SFDR	Spurious-Free dynamic Range	$f_{IN} = 748 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	52	TBD	dB (min)
O. D. (	Spanisas i res ayrıamıs range	$f_{IN} = 1498 \text{ MHz}, V_{IN} = FSR - 0.5 \text{ dB}$	44	TBD	dB (min)
		f <sub>IN1</sub> = 321 MHz, V <sub>IN</sub> = FSR – 7 dB			GB ()
IMD	Intermodulation Distortion	$f_{IN2} = 326 \text{ MHz}, V_{IN} = FSR - 7 \text{ dB}$	-TBD		dB
ANAI OG IN	PUT AND REFERENCE CHARAC	J.			
			1	520	mV <sub>P-P</sub> (min)
	Full Scale Analog Differential Input Range	FSR pin 14 Low	600	680	mV <sub>P-P</sub> (max)
V <sub>IN</sub>				720	mV <sub>P-P</sub> (min)
		FSR pin 14 High	800	880	mV <sub>P-P</sub> (max)
	Analog Input Common Mode Voltage			V <sub>CMO</sub> - 50	mV (min)
$V_{CMI}$			V <sub>CMO</sub>	V <sub>CMO</sub> + 50	mV (max)
	Analog Input Capacitance,	Differential	0.02	- CIMO : CC	pF
	Normal operation (Notes 10, 11)	Each input pin to ground	1.6		р. pF
C <sub>IN</sub>	Analog Input Capacitance, DES	Differential	1.08		pF
	Mode (Notes 10, 11)	Each input pin to ground	2.2		pF
	, ,	Lacin input pin to ground		94	Ω (min)
$R_{IN}$	Differential Input Resistance		100	106	
ANALOG O	UTPUT CHARACTERISTICS			100	Ω (max)
ANALOG O			1	0.95	V (min)
$V_{CMO}$	Common Mode Output Voltage		1.26	1.45	V (max)
	V <sub>CMO</sub> input threshold to set DC	V <sub>A</sub> = 1.8V	0.60		V
$V_{CMO\_LVL}$	Coupling mode	V <sub>A</sub> = 2.0V	0.66		V
	Common Mode Output Voltage		0.00		
TC V <sub>CMO</sub>	Temperature Coefficient	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	118		ppm/°C
C <sub>LOAD</sub> V <sub>CMO</sub>	Maximum V <sub>CMO</sub> load Capacitance			80	pF
$V_{BG}$	Bandgap Reference Output Voltage	$I_{BG} = \pm 100 \mu\text{A}$	1.26	1.20 1.33	V (min) V (max)
TC V <sub>BG</sub>	Bandgap Reference Voltage Temperature Coefficient	$T_A = -40$ °C to +85°C, $I_{BG} = \pm 100 \mu A$	28		ppm/°C
C <sub>LOAD</sub> V <sub>BG</sub>	Maximum Bandgap Reference load Capacitance			80	pF

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 8)	Units (Limits)
TEMPERAT	URE DIODE CHARACTERISTICS				
۸۷	Temperature Diode Voltage	192 μA vs. 12 μA, $T_J = 25$ °C	71.23		mV
$\Delta V_{BE}$		192 μA vs. 12 μA, Τ <sub>J</sub> = 85°C	85.54		mV
LVDS INPU	T CHARACTERISTICS			,	
V	Differential Olerah Israel	Sine Wave Clock	0.6	0.4 2.0	V <sub>P-P</sub> (min) V <sub>P-P</sub> (max)
$V_{ID}$	Differential Clock Input Level	Square Wave Clock	0.6	0.4 2.0	V <sub>P-P</sub> (min) V <sub>P-P</sub> (max)
- I <sub>I</sub>	Input Current	$V_{IN} = 0$ or $V_{IN} = V_A$	±1		μA
		Differential	0.02		pF
C <sub>IN</sub>	Input Capacitance (Notes 10, 11)	Each input to ground	1.5		pF
LVDS OUTF	PUT CHARACTERISTICS			•	
		Measured differentially, OutV = $V_A$ , $V_{BG}$	740	400	mV <sub>P-P</sub> (min)
		= Floating (Note 15)	710	920	mV <sub>P-P</sub> (max)
$V_{OD}$	LVDS Differential Output Voltage	Measured differentially, OutV = GND,		280	mV <sub>P-P</sub> (min)
		V <sub>BG</sub> = Floating (Note 15)	510	720	mV <sub>P-P</sub> (max)
Δ V <sub>O DIFF</sub>	Change in LVDS Output Swing Between Logic Levels		±1		mV
V <sub>OS</sub>	Output Offset Voltage, see Figure 1	V <sub>BG</sub> = Floating	800		mV
V <sub>OS</sub>	Output Offset Voltage, see Figure 1	V <sub>BG</sub> = V <sub>A</sub> (Note 15)	1200		mV
ΔV <sub>OS</sub>	Output Offset Voltage Change Between Logic Levels		±1		mV
I <sub>os</sub>	Output Short Circuit Current	Output+ & Output- connected to 0.8V	±4		mA
Z <sub>O</sub>	Differential Output Impedance		100		Ohms
LVCMOS IN	IPUT CHARACTERISTICS			,	
V <sub>IH</sub>	Logic High Input Voltage	(Note 12)		0.85 x V <sub>A</sub>	V (min)
V <sub>IL</sub>	Logic Low Input Voltage	(Note 12)		0.15 x V <sub>A</sub>	V (max)
C <sub>IN</sub>	Input Capacitance (Notes 11, 13)	Each input to ground	1.2		pF
	UTPUT CHARACTERISTICS				
V <sub>OH</sub>	CMOS H level output	I <sub>OH</sub> = -400uA (Note 12)	1.65	1.5	V
V <sub>OL</sub>	CMOS L level output	I <sub>OH</sub> = 400uA (Note 12)	0.15	0.3	V
	PPLY CHARACTERISTICS				
	Analan Ownski C	PD = Low	745	TBD	mA (max)
I <sub>A</sub>	Analog Supply Current	PD = High	10.2	TBD	mA (max)
1	Output Driver Committee	PD = Low	200	TBD	mA (max)
I <sub>DR</sub>	Output Driver Supply Current	PD = High	0.012	TBD	mA (max)
	Power Consumption	PD = Low	1.8	TBD	W (max)
P <sub>D</sub>	Power Consumption	PD = High	20	TBD	mW (max)
PSRR1	D.C. Power Supply Rejection Ratio	Change in Full Scale Error with change in V <sub>A</sub> from 1.8V to 2.0V	30		dB
PSRR2	A.C. Power Supply Rejection Ratio	248 MHz, 50mV <sub>P-P</sub> riding on V <sub>A</sub>	51		dB

w national com

Symbol	Parameter	Conditions	Typical	Limits	Units
	 RICAL CHARACTERISTICS - Sam	nling Clock	(Note 8)	(Note 8)	(Limits)
	Maximum Input Clock Frequency	Sampling rate is 2x clock input	1.7	1.5	GHz (min)
f <sub>CLK1</sub>	Minimum Input Clock Frequency	' "	500	1.5	MHz
f <sub>CLK2</sub>	Willimum Input Clock Frequency	Sampling rate is 2x clock input	500	20	% (min)
t <sub>CYC</sub>	Input Clock Duty Cycle	500MHz ≤ Input clock frequency ≤ 1.5 GHz (Note 12)	50	20 80	% (min) % (max)
t <sub>LC</sub>	Input Clock Low Time	(Note 11)	333	133	ps (min)
t <sub>HC</sub>	Input Clock High Time	(Note 11)	333	133	ps (min)
	DCLK Duty Cycle	(Note 11)	50	45 55	% (min) % (max)
t <sub>DA</sub>	Sampling (Aperture) Delay	Input CLK+ Fall to Acquisition of Data	1.3		ns
t <sub>JA</sub>	Aperture Jitter		0.4		ps rms
t <sub>DO</sub>	Input Clock to Data Output Delay (in addition to Pipeline Delay)	50% of Input Clock transition to 50% of Data transition	3.1		ns
		Dd Outputs		13	
	Pipeline Delay (Latency)	Db Outputs		14	Input Clock
	(Notes 11, 14)	Dc Outputs		13.5	Cycles
		Da Outputs		14.5	
AC ELECTE	RICAL CHARACTERISTICS - Outp	out Clock and Data			
t <sub>LHT</sub>	LH Transition Time - Differential	10% to 90%, C <sub>L</sub> = 2.5 pF	250		ps
t <sub>HLT</sub>	HL Transition Time - Differential	10% to 90%, C <sub>L</sub> = 2.5 pF	250		ps
_	Output Delay - Syncronizing	f <sub>CLKIN</sub> = 1.5 GHz	TBD		
t <sub>DS</sub>	Edge to DCLK	f <sub>CLKIN</sub> = 500 MHz	TBD		ns
t <sub>SKEWO</sub>	DCLK to Data Output Skew	50% of DCLK transition to 50% of Data transition, SDR Mode and DDR Mode, 0° DCLK (Note 11)	±50		ps (max)
t <sub>S</sub>	Data to DCLK Set-Up Time	DDR Mode, 90° DCLK (Note 11)	437		ps
t <sub>H</sub>	DCLK to Data Hold Time	DDR Mode, 90° DCLK (Note 11)	747		ps
	RICAL CHARACTERISTICS - Serie	al Interface Clock			
f <sub>SCLK</sub>	Serial Clock Frequency	(Note 11)	100		MHz
t <sub>ss</sub>	Data to Serial Clock Setup Time	(Note 11)	2.5		ns (min)
t <sub>HS</sub>	Data to Serial Clock Hold Time	(Note 11)	1		ns (min)
110	Serial Clock Low Time			4	ns (min)
	Serial Clock High Time			4	ns (min)
AC ELECTE	RICAL CHARACTERISTICS - Gene	eral Signals			
t <sub>SR</sub>	Setup Time Reset	(Note 11)	150		ps
t <sub>HR</sub>	Hold Time Reset	(Note 11)	250		ps
t <sub>PWR</sub>	Pulse Width Reset	(Note 11)		4	Clock Cyc. (min)
	PD low to Rated Accuracy				
t <sub>WU</sub>	Conversion (Wake-Up Time)		1		μs
t <sub>CAL</sub>	Calibration Cycle Time		1.4 x 10 <sup>5</sup>		Clock Cycles
t <sub>CAL_L</sub>	CAL Pin Low Time	See Figure 9 (Note 11)		80	Clock Cyc. (min)
t <sub>CAL_H</sub>	CAL Pin High Time	See Figure 9 (Note 11)		80	Clock Cyc.(min)
t <sub>CalDly</sub>	Calibration delay determined by pin 127	See Section 1.1.1, Figure 9, (Note 11)		<b>2</b> <sup>25</sup>	Clock Cyc.(min)
t <sub>CalDly</sub>	Calibration delay determined by pin 127	See Section 1.1.1, Figure 9, (Note 11)		<b>2</b> 31	Clock Cyc.(max)

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.


Note 2: All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.

**Note 3:** When the input voltage at any pin exceeds the power supply limits (that is, less than GND or greater than  $V_A$ ), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two. This limit is not placed upon the power, ground and digital output pins.

Note 4: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms.

Note 5: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 6: The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



Note 7: To guarantee accuracy, it is required that  $V_A$  and  $V_{DR}$  be well bypassed. Each supply pin must be decoupled with separate bypass capacitors. Additionally, achieving rated performance requires that the backside exposed pad be well grounded.

Note 8: Typical figures are at T<sub>A</sub> = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

**Note 9:** Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See *Figure 2*. For relationship between Gain Error and Full-Scale Error, see Specification Definitions for Gain Error.

Note 10: The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.65 pF differential and 0.95 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

Note 11: This parameter is guaranteed by design and is not tested in production.

Note 12: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 13: The digital control pin capacitances are die capacitances only. Additional package capacitance of 1.6 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

Note 14: Each of the two converters of the ADC083000 has two LVDS output buses, which each clock data out at one half the sample rate. The data at each bus is clocked out at one half the sample rate. The second bus (D0 through D7) has a pipeline latency that is one Input Clock cycle less than the latency of the first bus (Dd0 through Dd7).

Note 15: Tying  $V_{BG}$  to the supply rail will increase the output offset voltage  $(V_{OS})$  by 400mv (typical), as shown in the  $V_{OS}$  specification above. Tying  $V_{BG}$  to the supply rail will also affect the differential LVDS output voltage  $(V_{OD})$ , causing it to increase by 40mV (typical).

## **Specification Definitions**

**APERTURE (SAMPLING) DELAY** is that time required after the fall of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode the aperture delay time  $(t_{AD})$  after the input clock goes low.

**APERTURE JITTER**  $(t_{AJ})$  is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

**Bit Error Rate (B.E.R.)** is the probability of error and is defined as the probable number of errors per unit of time divided by the number of bits seen in that amount of time. A B.E.R. of 10<sup>-18</sup> corresponds to a statistical error in one bit about every four (4) years.

**CLOCK DUTY CYCLE** is the ratio of the time that the clock wave form is at a logic high to the total time of one clock period

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB. Measured at 3 GSPS with a ramp input.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH (FPBW)** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and Full-Scale Errors:

Positive Gain Error = Offset Error - Positive Full-Scale Error

Negative Gain Error = -(Offset Error - Negative Full-Scale Error)

Gain Error = Negative Full-Scale Error - Positive Full-Scale Error = Positive Gain Error + Negative Gain Error

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The best fit method is used.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dBFS.

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is

 $V_{FS}/2^n$ 

where  $V_{FS}$  is the differential full-scale amplitude of 600 mV or 800 mV as set by the FSR input and "n" is the ADC resolution in bits, which is 8 for the ADC083000.

**LVDS DIFFERENTIAL OUTPUT VOLTAGE (V\_{OD})** is the absolute value of the difference between the  $V_D+$  &  $V_D$ - outputs; each measured with respect to Ground.




FIGURE 1.

**LVDS OUTPUT OFFSET VOLTAGE** ( $V_{OS}$ ) is the midpoint between the D+ and D- pins output voltage; ie., [( $V_D$ +) + ( $V_D$ -)]/2.

**MISSING CODES** are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the last code transition is from the ideal 1/2 LSB above a differential –435 mV with the FSR pin high, or 1/2 LSB above a differential –325 mV with the FSR pin low. For the ADC083000 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**OFFSET ERROR**  $(V_{OFF})$  is a measure of how far the midscale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 127.5.

**OUTPUT DELAY (t<sub>OD</sub>)** is the time delay after the falling edge of DCLK before the data update is present at the output pins.

**OVER-RANGE RECOVERY TIME** is the time required after the differential input voltages goes from ±1.2V to 0V for the converter to recover and make a conversion with its rated accuracy.

**PIPELINE DELAY (LATENCY)** is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. New data is available at every clock cycle, but the data lags the conversion by the Pipeline Delay plus the  $t_{\rm OD}$ .

POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal 1-1/2 LSB

below a differential +435 mV with the FSR pin high, or 1-1/2 LSB below a differential +325 mV with the FSR pin low. For the ADC083000 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

**POWER SUPPLY REJECTION RATIO (PSRR)** can be one of two specifications. PSRR1 (DC PSRR) is the ratio of the change in full-scale error that results from a power supply voltage change from 1.8V to 2.0V. PSRR2 (AC PSRR) is a measure of how well an a.c. signal riding upon the power supply is rejected from the output and is measured with a 248 MHz, 50 mV $_{\rm P,P}$  signal riding upon the power supply. It is the ratio of the output amplitude of that signal at the output to its amplitude on the power supply pin. PSRR is expressed in dB.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding d.c.

**SPURIOUS-FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding d.c.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log 
$$\sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$

where  $A_{f1}$  is the RMS power of the fundamental (output) frequency and  $A_{f2}$  through  $A_{f10}$  are the RMS power of the first 9 harmonic frequencies in the output spectrum.

- Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output.
- Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output.

## **Transfer Characteristic**




FIGURE 2. Input / Output Transfer Characteristic

www.national.com

## **Timing Diagrams**




FIGURE 3. ADC083000 Timing — SDR Clocking (1:4 Demultiplexing)




FIGURE 4. ADC083000 Timing — DDR Clocking (1:4 Demultiplexing)




FIGURE 5. Serial Interface Timing




FIGURE 6. Clock Reset Timing in DDR Mode




FIGURE 7. Clock Reset Timing in SDR Mode with OUTEDGE Low

ww.national.com




FIGURE 8. Clock Reset Timing in SDR Mode with OUTEDGE High




FIGURE 9. Calibration and On-Command Calibration Timing

### 1.0 Functional Description

The ADC083000 is a versatile A/D Converter with an innovative architecture permitting very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in the Applications Information Section.

While it is generally poor practice to allow an active pin to float, pins 4 and 14 of the ADC083000 are designed to be left floating without jeopardy. In all discussions throughout this data sheet, whenever a function is called by allowing a control pin to float, connecting that pin to a potential of one half the  $\rm V_A$  supply voltage will have the same effect as allowing it to float.

#### 1.1 OVERVIEW

The ADC083000 uses a calibrated folding and interpolating architecture that achieves over 7.25 effective bits. The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to other things, on-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high performance, low power converter.

The analog input signal that is within the converter's input voltage range is digitized to eight bits at speeds of 1.0 GSPS to 3.0 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to consist of all ones. Either of these conditions at the analog input will cause the OR (Out of Range) output to be activated. This single OR output indicates when the output code from the converter is below negative full scale or above positive full scale.

The ADC083000 has a selectable 1:2 or 1:4 demultiplexer. When the 1:4 demultiplexer is selected, data is output on all four output busses at a quarter of the ADC sampling rate. When the 1:2 demultiplexer is selected, data is output on only the Dc and Dd output busses at half of the ADC sampling rate. In both cases, the outputs must be interleaved by the user to provide output words at the full conversion rate.

The output levels may be selected to be normal or reduced voltage. Using reduced levels saves power but could result in erroneous data capture of some or all of the bits, especially at higher sample rates and in marginally designed systems.

#### 1.1.1 Calibration

A calibration is performed upon power-up and can also be invoked by the user upon command. Calibration trims the  $100\Omega$  analog input differential termination resistor and minimizes full-scale error, offset error, DNL and INL, resulting in maximizing SNR, THD, SINAD (SNDR) and ENOB. Internal bias currents are also set with the calibration process. All of this is true whether the calibration is performed upon power up or is performed upon command. Running the calibration is an important part of this chip's functionality and is required in order to obtain adequate performance. In addition to the requirement to be run at power-up, calibration must be re-run by the user whenever the state of the FSR pin is changed. For best performance, we recommend an on command calibration be run after initial power up and the device has reached a stable temperature. Also, we recommend that an on command calibration be run whenever the operating temperature changes significantly relative to the specific system performance requirements. See Section 2.4.2.2 for more information. Calibration can not be initiated or run while the device is in the power-down mode. See Section 1.1.7 for information on the interaction between Power Down and Calibration.

During the power-up calibration and during the on-command calibration when Resistor Trim Disable (address: 1h, bit 13) is not active (0b) , all clocks are halted on chip, including internal clocks and DCLK, while the input termination resistor is trimmed to a value that is equal to  $R_{\text{EXT}} \,/\, 33$ . This is to reduce noise during the input resistor calibration portion of the calibration cycle.

This external resistor is located between pin 32 and ground.  $R_{EXT}$  must be 3300  $\Omega$  ±0.1%. With this value, the input termination resistor is trimmed to be 100  $\Omega.$  Because  $R_{EXT}$  is also used to set the proper current for the Track and Hold amplifier, for the preamplifiers and for the comparators, other values of  $R_{EXT}$  should not be used.

In normal operation, calibration is performed just after application of power and whenever a valid calibration command is given, which is holding the CAL pin low for at least 80 input clock cycles, then hold it high for at least another 80 input clock cycles. The time taken by the calibration procedure is specified in the A.C. Characteristics Table. Holding the CAL pin high upon power up will prevent the calibration process from running until the CAL pin experiences the above-mentioned 80 input clock cycles low followed by 80 cycles high.

CalDly (pin 127) is used to select one of two delay times after the application of power to the start of calibration. This calibration delay is 225 input clock cycles (about 22 ms at 3 GSPS) with CalDly low, or 231 input clock cycles (about 1.4 seconds at 3 GSPS) with CalDly high. These delay values allow the power supply to come up and stabilize before calibration takes place. If the PD pin is high upon power-up, the calibration delay counter will be disabled until the PD pin is brought low. Therefore, holding the PD pin high during power up will further delay the start of the power-up calibration cycle. The best setting of the CalDly pin depends upon the power-on settling time of the power supply.

The CalRun output is high whenever the calibration procedure is running. This is true whether the calibration is done at power-up or on-command.

#### 1.1.2 Acquiring the Input

Data is acquired at the rising and falling edge of CLK+ (pin 10) and the digital equivalent of that data is available at the digital outputs 13 input clock cycles later for the Dd and Dc output buses and 14 input clock cycles later for the Db and Da output buses. See *Table 1*. There is an additional internal delay called t<sub>OD</sub> before the data is available at the outputs. See *Figure 3* and *Figure 4*. The ADC083000 will convert as long as the input clock signal is present. The fully differential comparator design and the innovative design of the sample-and-hold amplifier, together with calibration, enables a very flat SINAD/ENOB response beyond 1.5 GHz. The ADC083000 output data signaling is LVDS and the output format is offset binary.

#### 1.1.3 Control Modes

Much of the user control can be accomplished with several control pins that are provided. Examples include initiation of the calibration cycle, power down mode and full scale range setting. However, the ADC083000 also provides an Extended Control mode whereby a serial interface is used to access register-based control of several advanced features. The Extended Control mode is not intended to be enabled and disabled dynamically. Rather, the user is expected to employ either the normal control mode or the Extended Control mode at all times. When the device is in the Extended Control mode,

www.national.com

pin-based control of several features is replaced with registerbased control and those pin-based controls are disabled. These pins are OutV (pin 3), OutEdge/DDR (pin 4), FSR (pin 14). See Section 1.2 for details on the Extended Control mode.

#### 1.1.4 The Analog Inputs

The ADC083000 must be driven with a differential input signal. Operation with a single-ended signal is not recommended. It is important that the input signals are either a.c. coupled to the inputs with the  $V_{CMO}$  pin grounded, or d.c. coupled with the  $V_{CMO}$  pin left floating. An input common mode voltage equal to the  $V_{CMO}$  output must be provided when d.c. coupling is used.

Two full-scale range settings are provided with pin 14 (FSR). A high on pin 14 causes an input full-scale range setting of 800 mV<sub>P-P</sub>, while grounding pin 14 causes an input full-scale range setting of 600 mV<sub>P-P</sub>.

In the Extended Control mode, the full-scale input range can be set to values between 560 mV $_{\rm P-P}$  and 840 mV $_{\rm P-P}$  through a serial interface. See Section 2.2

#### 1.1.5 Clocking

The ADC083000 sampling clock (CLK+/CLK-) must be driven with an a.c. coupled, differential clock signal. Section 2.3 describes the use of the clock input pins. A differential LVDS output clock (DCLK) is available for use in latching the ADC output data into whatever device is used to receive the data.

The ADC083000 offers options for CLK+/CLK- and DCLK clocking. For DCLK, the clock edge on which output data transitions, and a choice of Single Data Rate (SDR) or Double Data Rate (DDR) outputs are available.

The sampling clock CLK has optional duty cycle correction as part of its circuit. This feature is enabled by default and pro-

vides improved ADC clocking. This circuitry allows the ADC to be clocked with a signal source having a duty cycle ratio of 80 / 20 % (worst case).

#### 1.1.5.1 Selectable Output Demultiplexer

The ADC083000 utilizes both the rising and falling edge of the input clock resulting in the overall sample rate being twice the input clock frequency, or 3GSPS with a 1.5 GHz input clock. To ease the timing requirements of a system interfacing to the ADC output ports, a selectable output demultiplexer is provided. The demultiplexer selection is programmed in the extended control mode using the Configuration Register. Refer to section 1.4. The default setting selects the 1:4 demultiplexer with data on each of the four output busses at 750MHz with a 1.5GHz input clock. When Bit 8 in the Configuration Register is programmed to 1b and the device is in DDR mode, the data is present on Dc and Dd output busses at a rate of 1.25 GHz with a 1.25 GHz input clock. NOTE: Bit 8 can only be programmed to select the 1:2 Output Mode when the part is in DDR mode. If the device is not in DDR mode, Bit 8 functions as OutEdge. Refer to section 1.4.

All data is available in parallel at the output. The four bytes of parallel data that are output with each clock is in the following sampling order, from the earliest to the latest: Da, Db, Dc, Dd. *Table 1* indicates what the outputs represent for the various sampling possibilities.

The ADC083000 includes an automatic clock phase background calibration feature which automatically and continuously adjusts the phase of the ADC input clock. This feature removes the need to manually adjust the clock phase and provides optimal ENOB performance.

Data Outputs*	1:4 Demultiplex	1:2 Demultiplex		
Dd	ADC1 sampled with fall of CLK 13 cycles earlier	ADC1 sampled with fall of CLK 13 cycles earlier		
Db	ADC1 sampled with fall of CLK 14 cycles earlier			
Dc	ADC2 sampled with rise of CLK 13.5 cycles earlier	ADC2 sampled with rise of CLK 13.5 cycles earlier		
Da	ADC2 sampled with rise of CLK 14.5 cycles earlier			

<sup>\*</sup> Always sourced with respect to fall of DCLK

#### 1.1.5.2 OutEdge Setting

To help ease data capture in the SDR mode, the output data may be caused to transition on either the positive or the negative edge of the output data clock (DCLK). This is chosen with the OutEdge input (pin 4). A high on the OutEdge input pin causes the output data to transition on the rising edge of DCLK, while grounding this input causes the output to transition on the falling edge of DCLK. See Section 2.4.3.

#### 1.1.5.3 Double Data Rate

A choice of single data rate (SDR) or double data rate (DDR) output is offered. With single data rate the output clock (DCLK) frequency is the same as the data rate of the two output buses. With double data rate the DCLK frequency is half the data rate and data is sent to the outputs on both edges of

DCLK. DDR clocking is enabled in non-Extended Control mode by allowing pin 4 to float.

#### 1.1.6 The LVDS Outputs

The data outputs, the Out Of Range (OR) and DCLK, are LVDS. Output current sources provide 3 mA of output current to a differential 100 Ohm load when the OutV input (pin 14) is high or 2.2 mA when the OutV input is low. For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low, which results in lower power consumption. If the LVDS lines are long and/or the system in which the ADC083000 is used is noisy, it may be necessary to tie the OutV pin high.

The LVDS data outputs have a typical common mode voltage of 800mV when the  $\rm V_{BG}$  pin is unconnected and floating. This

common mode voltage can be increased to 1.2V by tying the  $V_{BG}$  pin to  $V_{A}$  if a higher common mode is required.

**IMPORTANT NOTE:** Tying the  $V_{BG}$  pin to  $V_{A}$  will also increase the differential LVDS output voltage  $(V_{OD})$  by up to 40mV.

#### 1.1.7 Power Down

The ADC083000 is in the active state when the Power Down pin (PD) is low. When the PD pin is high, the device is in the power down mode. In this power down mode the data output pins (positive and negative) including DCLK+/- and OR +/- are put into a high impedance state and the devices power consumption is reduced to a minimal level.

If the PD input is brought high while a calibration is running, the device will not go into power down until the calibration sequence is complete. However, if power is applied and PD is already high, the device will not begin the calibration se-

quence until the PD input goes low. If a manual calibration is requested while the device is powered down, the calibration will not begin at all. That is, the manual calibration input is completely ignored in the power down state.

#### 1.2 NORMAL/EXTENDED CONTROL

The ADC083000 may be operated in one of two modes. In theNornal Mode, the user affects available configuration and control of the device through several control pins. The "extended control mode" provides additional configuration and control options through a serial interface and a set of 6 registers. The two control modes are selected with pin 14 (FSR/ECE: Extended Control Enable). The choice of control modes is required to be a fixed selection and is not intended to be switched dynamically while the device is operational.

*Table 2* shows how several of the device features are affected by the control mode chosen.

**TABLE 2. Features and Modes** 

Feature	Normal Control Mode	Extended Control Mode		
SDR or DDR Clocking	Selected with pin 4	Selected with nDE in the Configuration Register (1h; bit-10).		
DDR Clock Phase	Not Selectable (0° Phase Only)	Selected with DCP in the Configuration Register (1h; bit-11).		
SDR Data transitions with rising or falling DCLK edge	Selected with pin 4	Selected with OE in the Configuration Register (1h; bit-8).		
LVDS output level	Selected with pin 3	Selected with the OV in the Configuration Register (1h; bit-9).		
Power-On Calibration Delay	Delay Selected with pin 127	Short delay only.		
Full-Scale Range	Options (600 mV <sub>P-P</sub> or 800 mV <sub>P-P</sub> ) selected with pin 14. Selected range applies to both channels.	Up to 512 step adjustments over a nominal range of 560 mV to 840 mV in the Configuration Register (3h; bits-7 thru 15).		
Input Offset Adjust	Not possible	Up to ±45 mV adjustments in 512 steps in the Configuration Register (2h; bits-7 thru 15).		
Sampling Clock Phase Adjustment	The Clock Phase is adjusted automatically	The clock phase can be adjusted manually through the Fine & Coarse registers (Dh and Eh).		
Test Pattern	Not Possible	A test pattern can be made present at the data outputs by selecting TPO in the Configuration Register (Fh; bit-11).		
Resistor Trim Disable	Not possible	The DCLK outputs will continuously be present when RTD is selected in the Configuration Register (1h; bit-13)		
Selectable Output Demultiplexer	Not possible	If the device is set in DDR, the output can be programmed to be 1:2 demultiplexed. Bit 0 in register 1h is set 1b, this selects 1:2 demultiplex. If bit 0 is 0b, this selects 1:4 demultiplex.		

www national com

The default state of the Extended Control Mode is set upon power-on reset (internally performed by the device) and is shown in *Table 3*.

TABLE 3. Extended Control Mode Operation (Pin 14 Floating)

Feature	Extended Control Mode Default State		
SDR or DDR Clocking	DDR Clocking		
DDR Clock Phase	Data changes with DCLK edge (0° phase)		
LVDS Output Amplitude	Normal amplitude (710 mV <sub>P-P</sub> )		
Calibration Delay	Short Delay		
Full-Scale Range	700 mV nominal for both channels		
Input Offset Adjust	No adjustment for either channel		
Selectable Output Demultiplexer	1:4 demultiplex		
Resistor Trim Disable	Trim enabled, DCLK not continuously present at output		
Test Pattern	Not present at output		

#### 1.3 THE SERIAL INTERFACE

The 3-pin serial interface is enabled only when the device is in the Extended Control mode. The pins of this interface are Serial Clock (SCLK), Serial Data (SDATA) and Serial Interface Chip Select ( $\overline{SCS}$ ) Eight write only registers are accessible through this serial interface.

**SCS:** This signal should be asserted low while accessing a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

**SCLK**: Serial data input is accepted with the rising edge of this signal.

**SDATA:** Each register access requires a specific 32-bit pattern at this input. This pattern consists of a header, register address and register value. The data is shifted in MSB first. Setup and hold times with respect to the SCLK must be observed. See *Figure 5*.

Each Register access consists of 32 bits, as shown in *Figure* 5 of the Timing Diagrams. The fixed header pattern is 0000 0000 0001 (eleven zeros followed by a 1). The loading sequence is such that a "0" is loaded first. These 12 bits form

the header. The next 4 bits are the address of the register that is to be written to and the last 16 bits are the data written to the addressed register. The addresses of the various registers are indicated in *Table 4*.

Refer to the Register Description (Section 1.4) for information on the data to be written to the registers.

Subsequent register accesses may be performed immediately, starting with the 33rd SCLK. This means that the  $\overline{SCS}$  input does not have to be de-asserted and asserted again between register addresses. It is possible, although not recommended, to keep the  $\overline{SCS}$  input permanently enabled (at a logic low) when using extended control.

**IMPORTANT NOTE:** The Serial Interface should not be used when calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Programming the serial registers will also reduce dynamic performance of the ADC for the duration of the register access time.

**TABLE 4. Register Addresses** 

4-Bit Address											
	Loading Sequence:										
A3 loaded after H0, A0 loaded last											
А3	A2	A1	A0	Hex	Register Addressed						
0	0	0	0	0h	Reserved						
0	0	0	1	1h	Configuration						
0	0	1	0	2h	Offset						
0	0	1	1	3h	Full-Scale Voltage						
					Adjust						
0	1	0	0	4h	Reserved						
0	1	0	1	5h	Reserved						
0	1	1	0	6h	Reserved						
0	1	1	1	7h	Reserved						
1	0	0	0	8h	Reserved						
1	0	0	1	9h	Reserved						
1	0	1	0	Ah	Reserved						
1	0	1	1	Bh	Reserved						
1	1	0	0	Ch	Reserved						
1	1	0	1	Dh	Extended Clock						
					Phase adjust fine						
1	1	1	0	Eh	Extended Clock						
					Phase adjust coarse						
1	1	1	1	Fh	Test Pattern						

#### 1.4 REGISTER DESCRIPTION

Eight write-only registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Normal Control Mode. Each register description below also shows the Power-On Reset (POR) state of each control bit.

#### **Configuration Register**

Addr: 1h (0001b)	W only (0xB2DF)
------------------	-----------------

D15	D14	D13	D12	D11	D10	D9	D8
1	DRE	RTD	DCS	DCP	nDE	OV	OE
D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	1	1	1	1

Bit 15 Must be set to 1b

Bit 14 DRE: Differential Reset Enable. When this bit is set to 0b, it enables the single-ended DCLK\_RST input. When this bit is set to 1b, it enables the differential DCLK\_RST input.

POR State: 0b

Bit 13 RTD: Resistor Trim Disable. When this bit is set to 1b, the input termination resistor is not trimmed during the calibration cycle and the DCLK output remains enabled. Note that the ADC is calibrated regardless of this setting.

POR State: 0b

Bit 12 DCS:Duty Cycle Stabilizer. When this bit is set to 1b, a duty cycle stabilization circuit is applied to the clock input. When this bit is set to 0b the stabilization circuit is disabled.

POR State: 1b

Bit 11 DCP: DDR Clock Phase. This bit only has an effect in the DDR mode. When this bit is set to 0b, the DCLK edges are time-aligned with the data bus edges ("0° Phase"). When this bit is set to 1b, the DCLK edges are placed in the middle of the data bit-cells ("90° Phase"), using the one-half speed DCLK shown in Figure 4 as the phase reference.

POR State: 0b

Bit 10

nDE: DDR Enable. When this bit is set to 0b, data bus clocking follows the DDR (Dual Data Rate) mode whereby a data word is output with each rising and falling edge of DCLK. When this bit is set to a 1b, data bus clocking follows the SDR (single data rate) mode whereby each data word is output with either the rising or falling edge of DCLK, as determined by the OutEdge bit.

POR State: 0b

Bit 9 OV: Output Voltage. This bit determines the LVDS outputs' voltage amplitude and has the same function as the OutV pin that is used in the normal control mode. When this bit is set to 1b, the standard output amplitude of 710 mV $_{\rm P-P}$  is used. When this bit is set to 0b, the reduced output amplitude of 510 mV $_{\rm P-P}$  is used.

POR State: 1b

Bit 8

OE: Output Edge. This bit has two functions. When the device is in SDR mode, this bit selects the DCLK edge with which the data words transition and has the same effect as the OutEdge pin in the normal control mode. When this bit is set to 1b, the data outputs change with the rising edge of DCLK+. When this bit is set to 0b, the data output changes with the falling edge of DCLK+. When the device is in DDR mode, this bit selects the 1:2 demultiplexer mode when set to 1b. When the bit set to 0b, the device is programmed into the 1:4 demultiplexer mode. The 1:4 demultiplexer mode is the default mode.

POR State: 0b

Bits 7:0 Must be set to 1b

#### Offset Adjust

Addr: 2h (0010b) W only (0x007F)

D15	D14	D13	D12	D11	D10	D9	D8
(MSB) Offset Value							(LSB)
D7	D6	D5	D4	D3	D2	D1	D0
Sign	1	1	1	1	1	1	1

Bits 15:8 Offset Value. The input offset of the ADC is adjusted linearly and monotonically by the value in this field. 00h provides a nominal zero offset, while FFh provides a nominal 45 mV of offset. Thus, each code step provides 0.176 mV of offset.

POR State: 0000 0000 b (no adjustment)

Bit 7 Sign bit. 0b gives positive offset, 1b gives negative offset.

POR State: 0b

Bit 6:0 Must be set to 1b

www.national.com

#### **Full-Scale Voltage Adjust**

Addr: 3h (0011b) W only (0x807F)

D15	D14	D13	D12	D11	D10	D9	D8
(MSB) Adjust Value							
D7	D6	D5	D4	D3	D2	D1	D0
		D3	D+	D3	52	ים	
(LSB)	1 1	1 1	1	1 1	1	1	1

Bit 15:7 Full Scale Voltage Adjust Value. The input fullscale voltage or gain of the ADC is adjusted linearly and monotonically with a 9 bit data value. The adjustment range is ±20% of the nominal 700 mV<sub>P-P</sub> differential value.

 $\begin{array}{lll} 0000\ 0000\ 0 & 560 \mathrm{mV_{P-P}} \\ 1000\ 0000\ 0 & 700 \mathrm{mV_{P-P}} \end{array}$ 

Default Value

1111 1111 1 840mV<sub>P-P</sub>

For best performance, it is recommended that the value in this field be limited to the range of 0110 0000 0b to 1110 0000 0b. i.e., limit the amount of adjustment to  $\pm 15\%$ . The remaining  $\pm 5\%$  headroom allows for the ADC's own full scale variation. A gain adjustment does not require ADC re-calibration.

POR State: 1000 0000 0b

Bits 6:0 Must be set to 1b

### **Extended Clock Phase Adjust Fine**

Addr: Dh (1101b) W only (0x3FFF)

D15	D14	D13	D12	D11	D10	D9	D8
(MSB)	FAM						
D7	D6	D5	D4	D3	D2	D1	D0
(LSB)	1	1	1	1	1	1	1

Bit 15:7 Fine Adjust Magnitude. With all bits set, total adjust = 110ps of non-linear clock adjust.

POR State: 000 0000 0b

Bit 6:0 Must be set to 1b

#### **Extended Clock Phase Adjust Coarse**

Addr: Eh (1110b) W only (0x07FF)

D15	D14	D13	D12	D11	D10	D9	D8
ENA		CA	AM	LFS	1	1	
D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	1	1	1	1

Bit 15 Enable, default is 0b

Bit 14:11 Coarse Adjust Magnitude. Each LSB results in approximately 70ps of clock adjust.

POR State: 0000b

Bit 10 Low Frequency Sample clock. When this bit is set 1b, the dynamic performance of the device is improved when the sample clock is less than 900MHz.

POR State: 0b
Bits 9:0 Must be set to 1b

#### **Test Pattern Register**

Addr: Fh (1111b) W only (0xF7FF)

	D15	D14	D13	D12	D11	D10	D9	D8
	1	1	1	1	TPO	1	1	1
	D7	D6	D5	D4	D3	D2	D1	D0
Ī	1	1	1	1	1	1	1	1

Bits 15:12 Must be set to 1b

Bit 11 TPO: Test Pattern Output enable. When this bit is set 1b, the ADC is disengaged and a test pattern generator is connected to the outputs including OR. This test pattern will work with the device in the SDR, DDR and the 1:2 demultiplexer modes.

POR State: 0b
Bit 10:0 Must be set to 1b

#### 1.4.1 Note Regarding Extended Mode Offset Correction

When using the Offset Adjust register, the following information should be noted.

For offset values of +0000 0000 and -0000 0000, the actual offset is not the same. By changing only the sign bit in this case, an offset step in the digital output code of about 1/10th of an LSB is experienced. This is shown more clearly in the Figure below.




FIGURE 10. Extended Mode Offset Behavior

#### 1.5 MULTIPLE ADC SYNCHRONIZATION

The ADC083000 has the capability to precisely reset its sampling clock (CLK) to synchronize its output clock (DCLK) and data with multiple ADCs in a system. This allows multiple ADCs in a system to have their DCLK (and data) outputs transition at the same time with respect to the shared CLK input that they all use for sampling.

The ADC083000 has been designed to accommodate systems which require a single-ended (LVCMOS) DCLK\_RST or a differential (LVDS) DCLK\_RST.

Single-Ended (LVCMOS) DCLK\_RST: The Power on Reset state of DCLK\_RST is to have single-ended DCLK\_RST activated. Bit 14, (DRE) in the Configuration Register is asserted low, 0b. When not using singled-ended DCLK\_RST, the input should be grounded.

**Differential (LVDS) DCLK\_RST:** Activated by asserting bit 14, (DRE) in the configuration register high, 1b. When the dif-

ferential DCLK\_RST is not activated, the inputs should be grounded. Differential DCLK\_RST has an internal 100 ohm termination resistor and should not be AC coupled.

The DCLK\_RST signal must observe some timing requirements that are shown in *Figure 6*, *Figure 7* and *Figure 8* of the Timing Diagrams. The DCLK\_RST pulse must be of a minimum width and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. These times are specified in the AC Electrical Characteristics Table.

The DCLK\_RST signal can be asserted asynchronous to the input clock. If DCLK RST is asserted, the DCLK output is held in a designated state. The state in which DCLK is held during the reset period is determined by the mode of operation (SDR/ DDR) and the setting of the Output Edge configuration pin or bit. (Refer to Figure 6, Figure 7 and Figure 8 for the DCLK reset state conditions). Therefore, depending upon when the DCLK\_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK\_RST signal is de-asserted in synchronization with the CLK rising edge, the next CLK falling edge synchronizes the DCLK output with those of other ADC083000s in the system. The DCLK output is enabled again after a constant delay (relative to the input clock frequency) which is equal to the CLK input to DCLK output delay (t<sub>SD</sub>). The device always exhibits this delay characteristic in normal operation.

If the device is not programmed to allow DCLK to run continuously, DCLK will become inactive during a calibration cycle. Therefore, it is strongly recommended that DCLK only be used as a data capture clock and not as a system clock.

The DCLK\_RST pin should NOT be brought high while the calibration process is running (while CalRun is high). Doing so could cause a digital glitch in the digital circuitry, resulting in corruption and invalidation of the calibration.

#### 1.6 ADC TEST PATTERN

To aid in system debug, the ADC083000 has the capability of providing a test pattern at the four output ports completely independent of the input signal. The test pattern is selected by setting bit-11 (TPO) in the Test Pattern Register (address Fh). The test pattern will appear at the digital output about 10 DCLK cycles after the last write to the Test Pattern Register. The ADC is disengaged and a test pattern generator is con-

The ADC is disengaged and a test pattern generator is connected to the outputs including OR. Each port is given a unique 8-bit word, alternating between 1's and 0's as described in the *Table 5*.

TABLE 5. Test Pattern by Output Port in 1:4 Demultiplex Mode

Time	Da	Db	Dc	Dd	OR	Comments
T0	01h	02h	03h	04h	0	
T1	FEh	FDh	FCh	FBh	1	Pattern Sequence n
T2	01h	02h	03h	04h	0	
T3	FEh	FDh	FCh	FBh	1	
T4	01h	02h	03h	04h	0	
T5	01h	02h	03h	04h	0	Pattern Sequence n+1
T6	FEh	FDh	FCh	FBh	1	
T7	01h	02h	03h	04h	0	
T8	FEh	FDh	FCh	FBh	1	
Т9	01h	02h	03h	04h	0	
T10	01h	02h	03h	04h	0	Pattern Sequence n+2
T11						

With the part programmed into the 1:2 demutliplex mode, the test pattern's order will be as described in *Table 6*.

TABLE 6. Test Pattern by Output Port in 1:2 Demultiplex Mode

Time	Dc	Dd	OR	Comments
T0a	01h	02h	0	
T0b	03h	04h	0	
T1a	FEh	FDh	1	
T1b	FCh	FBh	1	
T2a	01h	02h	0	Pattern Sequence
T2b	03h	04h	0	n
T3a	FEh	FDh	1	
T3b	FCh	FBh	1	
T4a	01h	02h	0	
T4b	03h	04h	0	
T5a	01h	02h	0	
T5b	03h	04h	0	
T6a	FEh	FDh	1	Pattern Sequence
T6b	FCh	FBh	1	n+1
T7a	01h	02h	0	
T7b				

**Note**: The same bit pattern repeats when the test pattern sequence is concatenated.

### 2.0 Applications Information

#### 2.1 THE REFERENCE VOLTAGE

The voltage reference for the ADC083000 is derived from a 1.254V bandgap reference, a buffered version of which is made available at pin 31,  $V_{BG}$  for user convenience and has an output current capability of  $\pm 100~\mu A$ . This reference voltage should be buffered if more current is required.

The internal bandgap-derived reference voltage has a nominal value of 600 mV or 800 mV, as determined by the FSR pin and described in Section 1.1.4.

There is no provision for the use of an external reference voltage, but the full-scale input voltage can be adjusted through a Configuration Register in the Extended Control mode, as explained in Section 1.2.

Differential input signals up to the chosen full-scale level will be digitized to 8 bits. Signal excursions beyond the full-scale range will be clipped at the output. These large signal excursions will also activate the OR output for the time that the signal is out of range. See Section 2.2.2.

One extra feature of the V $_{BG}$  pin is that it can be used to raise the common mode voltage level of the LVDS outputs. The output offset voltage (V $_{OS}$ ) is typically 800mV when the V $_{BG}$  pin is used as an output or left unconnected. To raise the LVDS offset voltage to a typical value of 1200mV the V $_{BG}$  pin can be connected directly to the supply rails.

#### 2.2 THE ANALOG INPUT

The analog input is a differential one to which the signal source may be a.c. coupled or d.c. coupled. The full-scale input range is selected with the FSR pin to be 600 mV<sub>P-P</sub> or 800 mV<sub>P-P</sub>, or can be adjusted to values between 560 mV<sub>P-P</sub> and 840 mV<sub>P-P</sub> in the Extended Control mode through the Serial Interface. For best performance, it is recommended that the full-scale range be kept between 595 mV<sub>P-P</sub> and 805 mV<sub>P-P</sub> in the Extended Control mode.

Table 7 gives the input to output relationship with the FSR pin high and the normal (non-extended) mode is used. With the FSR pin grounded, the millivolt values in *Table 7* are reduced to 75% of the values indicated. In the Enhanced Control Mode, these values will be determined by the full scale range and offset settings in the Control Registers.

TABLE 7. DIFFERENTIAL INPUT TO OUTPUT RELATIONSHIP (Non-Extended Control Mode, FSR High)

V <sub>IN</sub> +	V <sub>IN</sub> -	Output Code	
V <sub>CM</sub> – 217.5mV	V <sub>CM</sub> + 217.5mV	0000 0000	
V <sub>CM</sub> – 109 mV	V <sub>CM</sub> + 109 mV	0100 0000	
V	V <sub>CM</sub>	0111 1111 /	
V <sub>CM</sub>		1000 0000	
V <sub>CM</sub> + 109 mV	V <sub>CM</sub> –109 mV	1100 0000	
V <sub>CM</sub> + 217.5mV	V <sub>CM</sub> – 217.5mV	1111 1111	

The buffered analog inputs simplify the task of driving these inputs and the RC pole that is generally used at sampling ADC inputs is not required. If it is desired to use an amplifier circuit before the ADC, use care in choosing an amplifier with adequate noise and distortion performance and adequate gain at the frequencies used for the application.

Note that a precise d.c. common mode voltage must be present at the ADC inputs. This common mode voltage,  $V_{\text{CMO}}$ , is provided on-chip when a.c. input coupling is used and the input signal is a.c. coupled to the ADC.

When the inputs are a.c. coupled, the  $V_{CMO}$  output must be grounded, as shown in Figure 11. This causes the on-chip  $V_{CMO}$  voltage to be connected to the inputs through on-chip  $50 \mathrm{K}\Omega$  resistors.




FIGURE 11. Differential Data Input Connection

When the d.c. coupled mode is used, a common mode voltage must be provided at the differential inputs. This common mode voltage should track the  $V_{CMO}$  output pin. Note that the  $V_{CMO}$  output potential will change with temperature. The common mode output of the driving device should track this change.

Full-scale distortion performance falls off rapidly as the input common mode voltage deviates from  $\rm V_{CMO}.$  This is a direct result of using a very low supply voltage to minimize power. Keep the input common voltage within 50 mV of  $\rm V_{CMO}.$ 

Performance is as good in the d.c. coupled mode as it is in the a.c. coupled mode, provided the input common mode voltage at both analog inputs remain within 50 mV of  $V_{\text{CMO}}$ .

If d.c. coupling is used, it is best to servo the input common mode voltage, using the  $V_{\text{CMO}}$  pin, to maintain optimum performance. An example of this type of circuit is shown in *Figure 12*.




FIGURE 12. Example of Servoing the Analog Input with  $V_{CMO}$ 

In Figure 12,  $R_{ADJ_+}$  and  $R_{ADJ_+}$  are used to adjust the differential offset that can be measured at the ADC inputs  $V_{IN_+}$  /  $V_{IN_-}$ . A positive offset with reference to  $V_{IN_-}$  greater than I15mVI should be reduced with a resistor in the  $R_{ADJ_-}$  position. Likewise, a negative offset with reference to  $V_{IN_-}$  greater than I15mVI should be reduced with a resistor in the  $R_{ADJ_+}$  position. Table 8 gives suggested  $R_{ADJ_-}$  and  $R_{ADJ_+}$  values for various differential offsets. Capacitor "C" in Figure 12 should be

v national com

chosen to keep any component of the input signal from affecting  $\ensuremath{V_{\text{CMO}}}.$ 

Be sure that the current drawn from the  $V_{\text{CMO}}$  output does not exceed 100  $\mu A.$ 

The Input impedance of  $V_{\rm IN_+}$  /  $V_{\rm IN_-}$  in the d.c. coupled mode ( $V_{\rm CMO}$  pin not grounded) consists of a precision  $100\Omega$  resistor across the inputs and a capacitance from each of these inputs to ground. In the a.c. coupled mode the input appears the same except there is also a resistor of  $50 {\rm K}\Omega$  between each analog input pin and the  $V_{\rm CMO}$  potential.

Driving the inputs beyond full scale will result in a saturation or clipping of the reconstructed output.

**TABLE 8. D.C. Coupled Offset Adjustment** 

Offset Reading	Resistor Value
0mV to 10mV	no resistor needed
11mV to 30mV	20.0kΩ
31mV to 50mV	10.0kΩ
51mV to 70mV	6.81kΩ
71mV to 90mV	4.75kΩ
91mV to 110mV	3.92kΩ

#### 2.2.1 Handling Single-Ended Input Signals

There is no provision for the ADC083000 to adequately process single-ended input signals. The best way to handle single-ended signals is to convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-connected transformer, as shown in *Figure 13*.




FIGURE 13. Single-Ended to Differential signal conversion with a balun-connected transformer

The  $100\Omega$  external resistor placed accross the output terminals of the balun in parallel with the ADC083000's on-chip  $100\Omega$  resistor makes a  $50\Omega$  differential impedance at the balun output. Or,  $25\Omega$  to virtual ground at each of the balun output terminals.

Looking into the balun, the source sees the impedance of the first coil in series with the impedance at the output of that coil. Since the transformer has a 1:1 turns ratio, the impedance across the first coil is exactly the same as that at the output of the second coil, namely  $25\Omega$  to virtual ground. So, the  $25\Omega$  across the first coil in series with the  $25\Omega$  at its output gives 50 Ohms total impedance to match the source.

#### 2.2.2 Out Of Range (OR) Indication

When the conversion result is clipped the Out of Range output is activated such that OR+ goes high and OR- goes low. This output is active as long as accurate data on either or both of the buses would be outside the range of 00h to FFh.

#### 2.2.3 Full-Scale Input Range

As with all A/D Converters, the input range is determined by the value of the ADC's reference voltage. The reference voltage of the ADC083000 is derived from an internal band-gap reference. The FSR pin controls the effective reference voltage of the ADC083000 such that the differential full-scale input range at the analog inputs is 800 mV $_{\rm P,P}$  with the FSR pin high, or is 600 mV $_{\rm P,P}$  with FSR pin low. Best SNR is obtained with FSR high, but better distortion and SFDR are obtained with the FSR pin low.

#### 2.3 THE SAMPLE CLOCK INPUT

The ADC083000 has a differential LVDS clock input, CLK+ / CLK-, which must be driven with an a.c. coupled, differential clock signal. Although the ADC083000 is tested and its performance is guaranteed with a differential 1.5 GHz clock, it typically will function well with input clock frequencies indicated in the Electrical Characteristics Table. The clock inputs are internally terminated and biased. The input clock signal must be capacitively coupled to the clock pins as indicated in *Figure* 14

Operation up to the sample rates indicated in the Electrical Characteristics Table is typically possible if the maximum ambient temperatures indicated are not exceeded. Operating at higher sample rates than indicated for the given ambient temperature may result in reduced device reliability and product lifetime. This is because of the higher power consumption and die temperatures at high sample rates. Important also for reliability is proper thermal management. See Section 2.6.2.




FIGURE 14. Differential Sample Clock Connection

The differential sample clock line pair should have a characteristic impedance of  $100\Omega$  and (when using a balun), be terminated at the clock source in that  $(100\Omega)$  characteristic impedance. The input clock line should be as short and as direct as possible. The ADC083000 clock input is internally terminated with an untrimmed  $100\Omega$  resistor.

Insufficient input clock levels will result in poor dynamic performance. Excessively high input clock levels could cause a change in the analog input offset voltage. To avoid these problems, keep the input clock level within the range specified in the Electrical Characteristics Table.

The low and high times of the input clock signal can affect the performance of any A/D Converter. The ADC083000 features a duty cycle clock correction circuit which can maintain performance over temperature. The ADC will meet its performance specification if the input clock high and low times are maintained within the range (20/80% ratio) as specified in the Electrical Characteristics Table.

High speed, high performance ADCs such as the ADC083000 require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency

and the input signal amplitude relative to the ADC input full scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be

$$t_{J(MAX)} = (V_{IN(P-P)}/V_{INFSR}) \times (1/(2^{(N+1)} \times \pi \times f_{IN}))$$

where  $t_{J(MAX)}$  is the rms total of all jitter sources in seconds,  $V_{IN(P-P)}$  is the peak-to-peak analog input signal,  $V_{INFSR}$  is the full-scale range of the ADC, "N" is the ADC resolution in bits and  $f_{IN}$  is the maximum input frequency, in Hertz, to the ADC analog input.

Note that the maximum jitter described above is the arithmetic sum of the jitter from all sources, including that in the ADC input clock, that added by the system to the ADC input clock and input signals and that added by the ADC itself. Since the effective jitter added by the ADC is beyond user control, the best the user can do is to keep the sum of the externally added input clock jitter and the jitter added by the analog circuitry to the analog signal to a minimum.

Input clock amplitudes above those specified in the Electrical Characteristics Table may result in increased input offset voltage. This would cause the converter to produce an output code other than the expected 127/128 when both input pins are at the same potential.

#### 2.4 CONTROL PINS

Six control pins (without the use of the serial interface) provide a wide range of possibilities in the operation of the ADC083000 and facilitate its use. These control pins provide Full-Scale Input Range setting, Calibration, Calibration Delay, Output Edge Synchronization choice, LVDS Output Level choice and a Power Down feature.

#### 2.4.1 Full-Scale Input Range Setting

The input full-scale range can be selected to be either 600 mV<sub>P-P</sub> or 800 mV<sub>P-P</sub>, as selected with the FSR control input (pin 14) in the Normal Mode of operation. In the Extended Control Mode, the input full-scale range may be set to be anywhere from 560 mV<sub>P-P</sub> to 840 mV<sub>P-P</sub>. See Section 2.2 for more information.

#### 2.4.2 Calibration

The ADC083000 calibration must be run to achieve specified performance. The calibration procedure is run upon power-up and can be run any time on command. The calibration procedure is exactly the same whether there is an input clock present upon power up or if the clock begins some time after application of power. The CalRun output indicator is high while a calibration is in progress. Note that the DCLK outputs are not active during a calibration cycle, therefore it is not recommended as a system clock.

#### 2.4.2.1 Power-On Calibration

Power-on calibration begins after a time delay following the application of power. This time delay is determined by the setting of CalDly, as described in the Calibration Delay Section, below.

The calibration process will be not be performed if the CAL pin is high at power up. In this case, the calibration cycle will not begin until the on-command calibration conditions are met. The ADC083000 will function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired. A manual calibration, however, may be performed after powering up with the CAL pin high. See On-Command Calibration Section 2.4.2.2.

The internal power-on calibration circuitry comes up in an unknown logic state. If the input clock is not running at power up and the power on calibration circuitry is active, it will hold the analog circuitry in power down and the power consumption will typically be less than 200 mW. The power consumption will be normal after the clock starts.

#### 2.4.2.2 On-Command Calibration

To initiate an on-command calibration, bring the CAL pin high for a minimum of 80 input clock cycles after it has been low for a minimum of 80 input clock cycles. Holding the CAL pin high upon power up will prevent execution of power-on calibration until the CAL pin is low for a minimum of 80 input clock cycles, then brought high for a minimum of another 80 input clock cycles. The calibration cycle will begin 80 input clock cycles after the CAL pin is thus brought high. The CalRun signal should be monitored to determine when the calibration cycle has completed.

The minimum 80 input clock cycle sequences are required to ensure that random noise does not cause a calibration to begin when it is not desired. As mentioned in section 1.1 for best performance, a calibration should be performed 20 seconds or more after power up and repeated when the operating temperature changes significantly relative to the specific system design performance requirements. ENOB changes slightly with increasing junction temperature and can be easily corrected by performing an on-command calibration.

#### **Considerations for Continuous Duty DCLK:**

- During a Power-On calibration cycle, both the ADC and the input termination resistor are calibrated. As ENOB changes slightly with junction temperature, an On-Command calibration can be executed to bring the performance of the ADC inline. By default, On-Command calibration includes calibrating the input termination resistance and the ADC. However, since the input termination resistance changes marginally with temperature, the user has the option to disable the input termination resistor trim, which will guarantee that the DCLK is continuously present at the output during calibration. The Resistor Trim Disable can be programmed in register (address: 1h, bit 13) when in the Extended Control mode. Refer to section 1.4 for register programming information.
- When an on-command calibration is requested while using the Aperature Adjust Circuitry through the Extended Control Mode registers, set the Resistor Trim Disable bit (address: 1h, bit: 13) to 1b. This allows continuous operation of all clocks in the ADC including DCLK and proper operation of CalRun output. The Aperature Adjust Circuitry control is resident in the Extended Control Mode registers (addresses: Dh and Eh). Refer to section 1.4 for register programming information.

#### 2.4.2.3 Calibration Delay

The CalDly input (pin 127) is used to select one of two delay times after the application of power to the start of calibration, as described in Section 1.1.1. The calibration delay values allow the power supply to come up and stabilize before calibration takes place. With no delay or insufficient delay, calibration would begin before the power supply is stabilized at its operating value and result in non-optimal calibration coefficients. If the PD pin is high upon power-up, the calibration delay counter will be disabled until the PD pin is brought low. Therefore, holding the PD pin high during power up will further delay the start of the power-up calibration cycle. The best setting of the CalDly pin depends upon the power-on settling time of the power supply.

Note that the calibration delay selection is not possible in the Extended Control mode and the short delay time is used.

#### 2.4.3 Output Edge Synchronization

DCLK signals are available to help latch the converter output data into external circuitry. The output data can be synchronized with either edge of these DCLK signals. That is, the output data transition can be set to occur with either the rising edge or the falling edge of the DCLK signal, so that either edge of that DCLK signal can be used to latch the output data into the receiving circuit.

When OutEdge (pin 4) is high, the output data is synchronized with (changes with) the rising edge of the DCLK+ (pin 82). When OutEdge is low, the output data is synchronized with the falling edge of DCLK+.

At the very high speeds of which the ADC083000 is capable, slight differences in the lengths of the DCLK and data lines can mean the difference between successful and erroneous data capture. The OutEdge pin is used to capture data on the DCLK edge that best suits the application circuit and layout.

#### 2.4.4 LVDS Output Level Control

The output level can be set to one of two levels with OutV (pin3). The strength of the output drivers is greater with OutV high. With OutV low there is less power consumption in the output drivers, but the lower output level means decreased noise immunity.

For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low. If the LVDS lines are long and/or the system in which the ADC083000 is used is noisy, it may be necessary to tie the OutV pin high.

#### 2.4.5 Power Down Feature

The Power Down pin (PD) allows the ADC083000 to be entirely powered down. See Section 1.1.7 for details on the power down feature.

The digital data (+/-) output pins are put into a high impedance state when the PD pin for the respective channel is high. Upon return to normal operation, the pipeline will contain meaningless information and must be flushed.

If the PD input is brought high while a calibration is running, the device will not go into power down until the calibration sequence is complete. However, if power is applied and PD is already high, the device will not begin the calibration sequence until the PD input goes low. If a manual calibration is requested while the device is powered down, the calibration will not begin at all. That is, the manual calibration input is completely ignored in the power down state.

#### 2.5 THE DIGITAL OUTPUTS

mating the 200 MSPS data by two.

The ADC083000 demultiplexes the output data of each of the two ADCs on the die onto two LVDS output buses (total of four buses, two for each ADC). For each of the two converters, the results of successive conversions started on the odd falling edges of the CLK+ pin are available on one of the two LVDS buses, while the results of conversions started on the even falling edges of the CLK+ pin are available on the other LVDS bus. This means that, the word rate at each LVDS bus is 1/2 the ADC083000 input clock rate and the two buses must be multiplexed to obtain the entire 3 GSPS conversion result. Since the minimum recommended input clock rate for this device is 200 MSPS, the effective rate can be reduced to as low as 100 MSPS by using the results available on just one of the the two LVDS buses and a 200 MHz input clock, deci-

There is one LVDS output clock pair (DCLK+/-) available for use to latch the LVDS outputs on all buses. Whether the data is sent at the rising or falling edge of DCLK is determined by the sense of the OutEdge pin, as described in Section 2.4.3. DDR (Double Data Rate) clocking can also be used. In this mode a word of data is presented with each edge of DCLK, reducing the DCLK frequency to 1/4 the input clock frequency. See the Timing Diagram section for details.

The OutV pin is used to set the LVDS differential output levels. See Section 2.4.4.

The output format is Offset Binary. Accordingly, a full-scale input level with  $V_{\rm IN}+$  positive with respect to  $V_{\rm IN}-$  will produce an output code of all ones, a full-scale input level with  $V_{\rm IN}-$  positive with respect to  $V_{\rm IN}+$  will produce an output code of all zeros and when  $V_{\rm IN}+$  and  $V_{\rm IN}-$  are equal, the output code will vary between codes 127 and 128.

#### 2.6 POWER CONSIDERATIONS

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 33  $\mu F$  capacitor should be placed within an inch (2.5 cm) of the A/D converter power pins. A 0.1  $\mu F$  capacitor should be placed as close as possible to each  $V_A$  pin, preferably within one-half centimeter. Leadless chip capacitors are preferred because they have low lead inductance.

The  $\rm V_A$  and  $\rm V_{DR}$  supply pins should be isolated from each other to prevent any digital noise from being coupled into the analog portions of the ADC. A ferrite choke, such as the JW Miller FB20009-3B, is recommended between these supply lines when a common source is used for them.

As is the case with all high speed converters, the ADC083000 should be assumed to have little power supply noise rejection. Any power supply used for digital circuitry in a system where a lot of digital power is being consumed should not be used to supply power to the ADC083000. The ADC supplies should be the same supply used for other analog circuitry, if not a dedicated supply.

#### 2.6.1 Supply Voltage

The ADC083000 is specified to operate with a supply voltage of 1.9V  $\pm$ 0.1V. It is very important to note that, while this device will function with slightly higher supply voltages, these higher supply voltages may reduce product lifetime.

No pin should ever have a voltage on it that is in excess of the supply voltage or below ground by more than 150 mV, not even on a transient basis. This can be a problem upon application of power and power shut-down. Be sure that the supplies to circuits driving any of the input pins, analog or digital, do not come up any faster than does the voltage at the ADC083000 power pins.

The Absolute Maximum Ratings should be strictly observed, even during power up and power down. A power supply that produces a voltage spike at turn-on and/or turn-off of power can destroy the ADC083000. The circuit of *Figure 15* will provide supply overshoot protection.

Many linear regulators will produce output spiking at power-on unless there is a minimum load provided. Active devices draw very little current until their supply voltages reach a few hundred millivolts. The result can be a turn-on spike that can destroy the ADC083000, unless a minimum load is provided for the supply. The  $100\Omega$  resistor at the regulator output provides a minimum output current during power-up to ensure there is no turn-on spiking. Whether a linear or switching regulator is used, it is advisable to provide a slow start circuit to prevent overshoot of the supply.

In the circuit of *Figure 15*, an LM317 linear regulator is satisfactory if its input supply voltage is 4V to 5V . If a 3.3V supply is used, an LM1086 linear regulator is recommended.




FIGURE 15. Non-Spiking Power Supply

The output drivers should have a supply voltage,  $V_{DR}$ , that is within the range specified in the Operating Ratings table. This voltage should not exceed the  $V_A$  supply voltage.

If the power is applied to the device without an input clock signal present, the current drawn by the device might be below 200 mA. This is because the ADC083000 gets reset through clocked logic and its initial state is unknown. If the reset logic comes up in the "on" state, it will cause most of the analog circuitry to be powered down, resulting in less than 100 mA of current draw. This current is greater than the power down current because not all of the ADC is powered down. The device current will be normal after the input clock is established.

#### 2.6.2 Thermal Management

The ADC083000 is capable of impressive speeds and performance at very low power levels for its speed. However, the power consumption is still high enough to require attention to thermal management. For reliability reasons, the die temperature should be kept to a maximum of 130°C. That is,  $T_{\rm A}$  (ambient temperature) plus ADC power consumption times  $\theta_{\rm JA}$  (junction to ambient thermal resistance) should not exceed 130°C. This is not a problem if the ambient temperature is kept to a maximum of +85°C as specified in the Operating Ratings section.

Please note that the following are general recommendations for mounting exposed pad devices onto a PCB. This should be considered the starting point in PCB and assembly process development. It is recommended that the process be developed based upon past experience in package mounting. The package of the ADC083000 has an exposed pad on its back that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. The land pattern design for lead attachment to the PCB should be the same as for a conventional LQFP, but the exposed pad must be attached to the board to remove the maximum amount of heat from the package, as well as to ensure best product parametric performance.

To maximize the removal of heat from the package, a thermal land pattern must be incorporated on the PC board within the footprint of the package. The exposed pad of the device must be soldered down to ensure adequate heat conduction out of the package. The land pattern for this exposed pad should be at least as large as the 5 x 5 mm of the exposed pad of the package and be located such that the exposed pad of the device is entirely over that thermal land pattern. This thermal land pattern should be electrically connected to ground. A clearance of at least 0.5 mm should separate this land pattern from the mounting pads for the package pins.




FIGURE 16. Recommended Package Land Pattern

Since a large aperture opening may result in poor release, the aperture opening should be subdivided into an array of smaller openings, similar to the land pattern of *Figure 16*.

To minimize junction temperature, it is recommended that a simple heat sink be built into the PCB. This is done by including a copper area of about 2 square inches (6.5 square cm) on the opposite side of the PCB. This copper area may be plated or solder coated to prevent corrosion, but should not have a conformal coating, which could provide some thermal insulation. Thermal vias should be used to connect these top and bottom copper areas. These thermal vias act as "heat pipes" to carry the thermal energy from the device side of the board to the opposite side of the board where it can be more effectively dissipated. The use of 9 to 16 thermal vias is recommended.

The thermal vias should be placed on a 1.2 mm grid spacing and have a diameter of 0.30 to 0.33 mm. These vias should be barrel plated to avoid solder wicking into the vias during the soldering process as this wicking could cause voids in the solder between the package exposed pad and the thermal land on the PCB. Such voids could increase the thermal resistance between the device and the thermal land on the board, which would cause the device to run hotter.

If it is desired to monitor die temperature, a temperature sensor may be mounted on the heat sink area of the board near the thermal vias. Allow for a thermal gradient between the temperature sensor and the ADC083000 die of  $\theta_{\text{J-PAD}}$  times typical power consumption = 2.8 x 1.9 = 5.3°C. Allowing for 6.3°C, including some margin for temperature drop from the pad to the temperature sensor, then, would mean that maintaining a maximum pad temperature reading of 123.7°C will ensure that the die temperature does not exceed 130°C, assuming that the exposed pad of the ADC083000 is properly soldered down and the thermal vias are adequate. (The inaccuracy of the temperature sensor is additional to the above calculation).

#### 2.7 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. A single ground plane should be used, instead of splitting the ground plane into analog and digital areas.

Since digital switching transients are composed largely of high frequency components, the skin effect tells us that total ground plane copper weight will have little effect upon the logic-generated noise. Total surface area is more important than is total ground plane volume. Coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance that may seem impossible to

isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.

High power digital components should not be located on or near any linear component or power supply trace or plane that services analog or mixed signal components as the resulting common return current path could cause fluctuation in the analog input "ground" return of the ADC, causing excessive noise in the conversion result.

Generally, we assume that analog and digital lines should cross each other at 90° to avoid getting digital noise into the analog path. In high frequency systems, however, avoid crossing analog and digital lines altogether. The input clock lines should be isolated from ALL other lines, analog AND digital. The generally accepted 90° crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. This is especially important with the low level drive required of the ADC083000. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground plane. All analog circuitry (input amplifiers, filters, etc.) should be separated from any digital components.

#### 2.8 DYNAMIC PERFORMANCE

The ADC083000 is a.c. tested and its dynamic performance is guaranteed. To meet the published specifications and avoid jitter-induced noise, the clock source driving the CLK input must exhibit low rms jitter. The allowable jitter is a function of the input frequency and the input signal level, as described in Section 2.3.

It is good practice to keep the ADC input clock line as short as possible, to keep it well away from any other signals and to treat it as a transmission line. Other signals can introduce jitter into the input clock signal. The clock signal can also introduce noise into the analog path if not isolated from that nath

Best dynamic performance is obtained when the exposed pad at the back of the package has a good connection to ground. This is because this path from the die to ground is a lower impedance than offered by the package pins.

#### 2.9 USING THE SERIAL INTERFACE

The ADC083000 may be operated in the non-extended control (non-Serial Interface) mode or in the extended control mode. *Table 9* and *Table 10* describe the functions of pins 3, 4, 14 and 127 in the non-extended control mode and the extended control mode, respectively.

#### 2.9.1 Non-Extended Control Mode Operation

Non-extended control mode operation means that the Serial Interface is not active and all controllable functions are controlled with various pin settings. That is, the output voltage, full-scale range and output edge selections are all controlled with pin settings. The non-extended control mode is used by setting pin 14 high or low, as opposed to letting it float. *Table 9* indicates the pin functions of the ADC083000 in the non-extended control mode.

TABLE 9. Non-Extended Control Mode Operation (Pin 14 High or Low)

Pin	Low	High	Floating	
3	0.50 V <sub>P-P</sub>	0.70 V <sub>P-P</sub>	n/a	
3	Output	Output	II/a	
4	OutEdge =	OutEdge =	DDR	
4	Neg	Pos	DDN	
14	600 mV <sub>P-P</sub>	800 mV <sub>P-P</sub>	Extended	
14	input range	input range	Control Mode	

Pin 3 can be either high or low in the non-extended control mode. Pin 14 must not be left floating to select this mode. See Section 1.2 for more information.

Pin 4 can be high or low or can be left floating in the non-extended control mode. In the non-extended control mode, pin 4 high or low defines the edge at which the output data transitions. See Section 2.4.3 for more information. If this pin is floating, the output clock (DCLK) is a DDR (Double Data Rate) clock (see Section 1.1.5.3) and the output edge synchronization is irrelevant since data is clocked out on both DCLK edges.

TABLE 10. Extended Control Mode Operation (Pin 14 Floating)

	<del></del>
Pin	Function
3	SCLK (Serial Clock)
4	SDATA (Serial Data)
127	SCS (Serial Interface Chip Select)

#### 2.10 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For device reliability, no input should go more than 150 mV below the ground pins or 150 mV above the supply pins. Exceeding these limits on even a transient basis may not only cause faulty or erratic operation, but may impair device reliability. It is not uncommon for high speed digital circuits to exhibit undershoot that goes more than a volt below ground. Controlling the impedance of high speed lines and terminating these lines in their characteristic impedance should control overshoot.

Care should be taken not to overdrive the inputs of the ADC083000. Such practice may lead to conversion inaccuracies and even to device damage.

Incorrect analog input common mode voltage in the d.c. coupled mode. As discussed in section 1.1.4 and 2.2, the Input common mode voltage must remain within 50 mV of the  $V_{CMO}$  output , which has a variability with temperature that must also be tracked. Distortion performance will be degraded if the input common mode voltage is more than 50 mV from  $V_{CMO}$ .

Using an inadequate amplifier to drive the analog input. Use care when choosing a high frequency amplifier to drive the ADC083000 as many high speed amplifiers will have higher distortion than will the ADC083000, resulting in overall system performance degradation.

Driving the  $V_{BG}$  pin to change the reference voltage. As mentioned in Section 2.1, the reference voltage is intended to be fixed to provide one of two different full-scale values (600 mV<sub>P-P</sub> and 800 mV<sub>P-P</sub>). Over driving this pin will not change the full scale value, but can be used to change the LVDS common mode voltage from 0.8V to 1.2V by tying the  $V_{BG}$  pin to  $V_{A}$ .

**Driving the clock input with an excessively high level signal.** The ADC input clock level should not exceed the level described in the Operating Ratings Table or the input offset could change.


**Inadequate input clock levels.** As described in Section 2.3, insufficient input clock levels can result in poor performance. Excessive input clock levels could result in the introduction of an input offset.

Using a clock source with excessive jitter, using an excessively long input clock signal trace, or having other

signals coupled to the input clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance.

Failure to provide adequate heat removal. As described in Section 2.6.2, it is important to provide adequate heat removal to ensure device reliability. This can either be done with adequate air flow or the use of a simple heat sink built into the board. The backside pad should be grounded for best performance.

## Physical Dimensions inches (millimeters) unless otherwise noted



NOTES: UNLESS OTHERWISE SPECIFIED REFERENCE JEDEC REGISTRATION MS-026, VARIATION BFB.

128-Lead Exposed Pad LQFP NS Package Number VNX128A

### **Notes**

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560