

# **VNQ5050K-E**

# QUAD CHANNEL HIGH SIDE DRIVER FOR AUTOMOTIVE APPLICATIONS

#### **ADVANCE DATA**

**Table 1. General Features** 

TYPE	V <sub>CC</sub>	R <sub>DS(on)</sub>	lout
VNQ5050K-E	41V	50mΩ <sup>(*)</sup>	12A

(\*) Per channel

- OUTPUT CURRENT: 12A
- 3.0 V CMOS COMPATIBLE INPUT
- STATUS DISABLE
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- OUTPUT STUCK TO V<sub>CC</sub> DETECTION
- OPEN DRAIN STATUS OUTPUT
- UNDERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- **CURRENT AND POWER LIMITATION**
- VERY LOW STAND-BY CURRENT
- PROTECTION AGAINST LOSS OF GROUND AND LOSS OF V<sub>CC</sub>
- VERY LOW ELECTROMAGNETIC SUSCEPTIBILITY
- OPTIMIZED ELECTROMAGNETIC EMISSION
- REVERSE BATTERY PROTECTION (\*\*)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

#### DESCRIPTION

The VNQ5050K-E is a monolithic device made using STMicroelectronics VIPower technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

Figure 1. Package



The device detects open load condition both in on and off state, when STAT\_DIS is left open or driven low. Output shorted to  $V_{CC}$  is detected in the off state.

When STAT\_DIS is driven high, the STATUS pin is in a high impedance condition.

Output current limitation protects the device in overload condition. In case of long duration overload, the device limits the dissipated power to safe level up to thermal shut-down intervention. Thermal shut-down with automatic restart allows the device to recover normal operation as soon as fault condition disappears.


Table 2. Order Codes

Package	Tube	Tape and Reel
PowerSSO-24	VNQ5050K-E	VNQ5050KTR-E

Note: (\*\*) See application schematic at page 9.

.dzsc.com


Figure 2. Block Diagram



**Table 3. Pin Function** 

Name	Function
V <sub>CC</sub>	Battery connection
OUTPUTn	Power output
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network
INPUTn	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state
STATUSn	Open drain digital diagnostic pin
STAT_DIS	Active high CMOS compatible pin, to disable the STATUS pin

Figure 3. Current and Voltage Conventions






Figure 4. Configuration Diagram (Top View) & Suggested Connections For Unused and n.c. Pins

**Table 4. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage	41	V
- V <sub>C</sub> C	Reverse DC Supply Voltage	- 0.3	V
- I <sub>GND</sub>	DC Reverse Ground Pin Current	- 200	mA
I <sub>OUT</sub>	DC Output Current	Internally Limited	А
- lout	Reverse DC Output Current	- 15	А
I <sub>IN</sub>	DC Input Current	+10/-1	mA
I <sub>STAT</sub>	DC Status Current	+10/-1	mA
V <sub>ESD</sub>	Electrostatic discharge (R=1.5kΩ; C=100pF)	2000	V
Tj	Junction Operating Temperature	-40 to 150	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

**Table 5. Thermal Data** 

	Symbol	Parameter	Value	Unit
Ī	R <sub>thj-case</sub>	Thermal Resistance Junction-case	1.7	°C/W
	R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	52 <sup>(1)</sup>	°C/W

Note: 1. When mounted on a standard single-sided FR-4 board with 1 cm<sup>2</sup> of Cu (at least 35µm thick) connected to TAB.

## VNQ5050K-E

# $\textbf{ELECTRICAL CHARACTERISTICS} \; (8 \text{V} < \text{V}_{CC} < 36 \text{V}; \; -40 ^{\circ}\text{C} < \text{T}_{j} < 150 ^{\circ}\text{C}, \; unless \; otherwise \; specified) \\$

**Table 6. Power Section** 

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		4.5	13	36	V
V <sub>USD</sub>	Undervoltage shut-down			3	4.5	V
V <sub>USDhyst</sub>	Undervoltage shut-down hysteresis			0.5		V
		I <sub>OUT</sub> =2A; T <sub>j</sub> =25°C			50	mΩ
R <sub>ON</sub> (**)	On state resistance	I <sub>OUT</sub> =2A; T <sub>j</sub> =150°C			100	mΩ
		I <sub>OUT</sub> =2A; V <sub>CC</sub> =5V; T <sub>j</sub> =25°C			65	mΩ
V <sub>clamp</sub>	Clamp Voltage	I <sub>S</sub> =20 mA	41	46	52	V
Is	Supply current	Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V; T <sub>j</sub> =25°C On State; V <sub>IN</sub> =5V; V <sub>CC</sub> =13V; I <sub>OUT</sub> =0A		2 <sup>(2)</sup>	5 <sup>(2)</sup> 14	μA mA
I <sub>L(off1)</sub> (**)	Off state output current	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =25°C	0		3	μΑ
·L(OIII) ( )	on state output ourront	$V_{IN}=V_{OUT}=0V$ ; $V_{CC}=13V$ ; $T_{j}=125$ °C	0		5	μΑ
I <sub>L(off2)</sub> (**)	Off state output current	V <sub>IN</sub> =0V; V <sub>OUT</sub> = 4V	-75		0	μΑ

Note: (\*\*) Per each channel.

Note: 2. PowerMOS leakage included.

Table 7. Switching (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	R <sub>L</sub> =6.5Ω		15		μs
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>L</sub> =6.5Ω		40		μs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on Voltage Slope	R <sub>L</sub> =6.5Ω		0.3		V/µs
dV <sub>OUT</sub> /dt <sub>(off)</sub>	Turn-off Voltage Slope	R <sub>L</sub> =6.5Ω		0.35		V/µs
W <sub>ON</sub>	Switching energy losses at turn-on	R <sub>L</sub> =6.5Ω		TBD		mJ
W <sub>OFF</sub>	Switching energy losses at turn-off	R <sub>L</sub> =6.5Ω		TBD		mJ

## **ELECTRICAL CHARACTERISTICS** (continued)

Table 8. Status Pin (V<sub>SD</sub>=0)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>STAT</sub>	Status Low Output Voltage	I <sub>STAT</sub> = 1.6 mA, V <sub>SD</sub> =0V			0.5	V
ILSTAT	Status Leakage Current	Normal Operation or V <sub>SD</sub> =5V, V <sub>STAT</sub> = 5V			10	μА
C <sub>STAT</sub>	Status Pin Input Capacitance	Normal Operation or $V_{SD}=5V$ , $V_{STAT}=5V$			100	pF
Vac	Status Clamp Voltage	I <sub>STAT</sub> = 1mA	5.5		TBD	V
$V_{SCL}$	Status Clamp Voltage	I <sub>STAT</sub> = - 1mA		-0.7		V

#### Table 9. Protections (see note 3)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
lo	DC Short circuit current	V <sub>CC</sub> =13V	12	18	24	Α
llimH	DC Short circuit current	5V <v<sub>CC&lt;36V</v<sub>			24	Α
la i	Short circuit current dur-	V <sub>CC</sub> =13V		7		Α
l <sub>limL</sub>	ing thermal cycling	$T_R < T_j < T_{TSD}$		,		^
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
T <sub>R</sub>	Reset temperature		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		°C
T <sub>RS</sub>	Thermal reset of STATUS		135			°C
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> -T <sub>R</sub> )			7		°C
t <sub>SDL</sub>	Status Delay in Overload Conditions	$T_j > T_{TSD}$			20	μs
$V_{DEMAG}$	Turn-off output voltage clamp	I <sub>OUT</sub> =2A; V <sub>IN</sub> =0; L=6mH	V <sub>CC</sub> -41	V <sub>CC</sub> -46	V <sub>CC</sub> -52	V
V <sub>ON</sub>	Output voltage drop	I <sub>OUT</sub> =0.1A (see fig. 6)		25		mV
VON	limitation	T <sub>j</sub> = -40°C+150°C		20		111 V

Note: 3. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles


**Table 10. Openload Detection** 

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
l <sub>OL</sub>	Openload ON State Detection Threshold	V <sub>IN</sub> = 5V , 8V <vcc<18v< td=""><td>10</td><td>40</td><td>70</td><td>mA</td></vcc<18v<>	10	40	70	mA
t <sub>DOL(on)</sub>	Openload ON State Detection Delay	I <sub>OUT</sub> = 0A, V <sub>CC</sub> =13V			200	μs
t <sub>POL</sub>	Delay between INPUT falling edge and STATUS rising edge in Openload condition	I <sub>OUT</sub> = 0A	200	500	1000	μs
V <sub>OL</sub>	Openload OFF State Voltage Detection Threshold	V <sub>IN</sub> = 0V, 8V <v<sub>CC&lt;16V</v<sub>	2	3	4	V
t <sub>DSTKON</sub>	Output Short Circuit to V <sub>cc</sub> Detection Delay at Turn Off		180		t <sub>POL</sub>	μs

Figure 5.







## **ELECTRICAL CHARACTERISTICS** (continued)

Table 11. Logic Input


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Level				0.9	V
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = 0.9V	1			μΑ
V <sub>IH</sub>	Input High Level		2.1			V
lıн	High Level Input Current	V <sub>IN</sub> = 2.1V			10	μΑ
V <sub>I(hyst)</sub>	Input Hysteresis Voltage		0.25			V
V <sub>ICL</sub>	Input Clamp Voltage	I <sub>IN</sub> = 1mA	5.5		TBD	V
VICL	input Clamp voltage	I <sub>IN</sub> = -1mA		-0.7		V
V <sub>SDL</sub>	STAT_DIS low level voltage				0.9	V
I <sub>SDL</sub>	Low level STAT_DIS current	V <sub>SD</sub> =0.9V	1			μΑ
V <sub>SDH</sub>	STAT_DIS high level voltage		2.1			V
I <sub>SDH</sub>	High level STAT_DIS current	V <sub>SD</sub> =2.1V			10	μА
V <sub>SD(hyst)</sub>	STAT_DIS hysteresis voltage		0.25			V
V <sub>SDCL</sub>	STAT_DIS clamp voltage	I <sub>SD</sub> =1mA	5.5		TBD	V
▼ SDCL	STAT_DIS clamp voltage	I <sub>SD</sub> =-1mA		-0.7		V

**Table 12. Truth Table** 

CONDITIONS	INPUTn	OUTPUTn	STATUSn (V <sub>SD</sub> =0V) <sup>(1)</sup>
Normal Operation	L	L	H
	H	H	H
Current Limitation	L H	L X	
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Output Voltage > V <sub>OL</sub>	L	H	L <sup>(2)</sup>
	H	H	H
Output Current < I <sub>OL</sub>	L	L	H <sup>(3)</sup>
	H	H	L

Note: 1. If the V<sub>SD</sub> is high, the STATUS pin is in a high impedance.
2. The STATUS pin is low with a delay equal to t<sub>DSTKON</sub> after INPUT falling edge.
3. The STATUS pin becomes high with a delay equal to t<sub>POL</sub> after INPUT falling edge.

Figure 7. Switching Characteristics




**Table 13. Electrical Transient Requirements** 

ISO T/R 7637/1 Test Pulse	TEST LEVELS				
	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 $\Omega$
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 $\Omega$
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 $\Omega$
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 $\Omega$

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	E	E	E

CLASS	CONTENTS
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 8. Application Schematic



# GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line ( $R_{GND}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{\mbox{\footnotesize{GND}}}$  resistor.

- 1)  $R_{GND} \leq 600 \text{mV} / (I_{S(on)max})$ .
- 2)  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where  $-I_{\mbox{\footnotesize GND}}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC}$ <0: during reverse battery situations) is:

 $P_D = (-V_{CC})^2 / R_{GND}$ 

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the  $R_{GND}$  will produce a shift  $(I_{S(on)max}\ ^*\ R_{GND})$  in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}.$ 

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D<sub>GND</sub>) in the ground line.

A resistor (RGND=1k\Omega) should be inserted in parallel to DGND if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≃600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

#### LOAD DUMP PROTECTION

 $D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds to  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

#### **μC I/Os PROTECTION:**

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.


The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.

 $-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq \left(V_{OH\mu C} - V_{IH} - V_{GND}\right) / \ I_{IHmax}$  Calculation example:

For V<sub>CCpeak</sub>= - 100V and I<sub>latchup</sub>  $\geq$  20mA; V<sub>OH $\mu$ C</sub>  $\geq$  4.5V  $5k\Omega \leq R_{prot} \leq 65k\Omega$ .

Recommended  $R_{prot}$  value is  $10k\Omega$ .

Figure 9. Waveforms




**₹**₹

## **PACKAGE MECHANICAL**

Table 14. PowerSSO-24™ Mechanical Data

Symbol	millimeters				
Symbol	Min	Тур	Max		
A	1.9		2.22		
A2	1.9		2.15		
a1	0		0.07		
b	0.34	0.4	0.46		
С	0.23		0.32		
D	10.2		10.4		
E	7.4		7.6		
е		0.8			
e3		8.8			
G			0.1		
G1			0.06		
Н	10.1		10.5		
h			0.4		
L	0.55		0.85		
N			10°		
Х	3.9		4.3		
Y	6.1		6.5		

Figure 10. PowerSSO-24™ Package Dimensions



## VNQ5050K-E

## **REVISION HISTORY**

Table 1. Revision History

Date	Revision	Description of Changes
Oct. 2004	1	- First issue.
Mar. 2005	2	- Minor changes

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

