

**VN67 SERIES**

N-Channel Enhancement-Mode MOS Transistors

PRODUCT SUMMARY

PART NUMBER	$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ (Ω)	I_D (A)	PACKAGE
VN67AB	60	3.5	0.79	TO-205AD
VN67AD	60	3.5	1.58	TO-220
VN67AFD	60	3.5	1.37	TO-220SD

Performance Curves: VNDQ06 (See Section 7)


TO-220

1 GATE
2 & TAB - DRAIN
3 SOURCE


TO-220SD

1 SOURCE
2 GATE
3 & TAB - DRAIN


TO-205AD (TO-39)



BOTTOM VIEW

1 SOURCE
2 GATE
3 DRAIN & CASE

TO-220/TO-220SD



TOP VIEW

**ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted)²**

PARAMETERS/TEST CONDITIONS		SYMBOL	VN67AB	VN67AD	VN67AFD	UNITS
Drain-Source Voltage		V_{DS}	60	60	60	V
Gate-Source Voltage		V_{GS}	± 20	± 30	± 30	
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	0.79	1.58	1.37	A
	$T_C = 100^\circ\text{C}$		0.5	1	0.87	
Pulsed Drain Current ¹		I_{DM}	3	3	3	
Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	5	20	15	W
	$T_C = 100^\circ\text{C}$		2	8	6	
Operating Junction and Storage Temperature		T_J, T_{stg}	-55 to 150			$^\circ\text{C}$
Lead Temperature (1/16" from case for 10 seconds)		T_L	300			

6

THERMAL RESISTANCE

THERMAL RESISTANCE		SYMBOL	VN67AB	VN67AD	VN67AFD	UNITS
Junction-to-Case		R_{thJC}	25	6.25	8.3	$^\circ\text{C}/\text{W}$

¹Pulse width limited by maximum junction temperature²Absolute maximum ratings have been revised from previous data sheet

VN67 SERIES

T-39-05



ELECTRICAL CHARACTERISTICS ¹			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS ⁴	TYP ²	VN67 ⁴		UNIT
				MIN	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 10 μA	70	60		V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 1 mA	1.5	0.8	2.5	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0 V V _{GS} = ±15 V	± 1		±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V	± 5		±500	
		V _{DS} = 60 V V _{DS} = 48 V, T _O = 125°C	0.05	10		μA
On-State Drain Current ³	I _D	V _{DS} = 10 V, V _{GS} = 10 V	1.8	1.5		A
Drain-Source On-Resistance ³	R _{DS(ON)}	V _{GS} = 5 V, I _D = 0.3 A	1.8	5		Ω
		V _{GS} = 10 V I _D = 1 A	1.3	3.5		
Forward Transconductance ³	g _{FS}	V _{DS} = 10 V, I _D = 0.5 A	350	170		ms
Common Source Output Conductance ³	g _{OS}	V _{DS} = 7.5 V, I _D = 0.1 A	1100			μs
DYNAMIC						
Input Capacitance	C _{iss}	V _{DS} = 25 V V _{GS} = 0 V f = 1 MHz	35		50	pF
Output Capacitance	C _{oss}		25		40	
Reverse Transfer Capacitance	C _{rss}		5		10	
SWITCHING						
Turn-On Time	t _{ON}	V _{DD} = 25 V, R _L = 23 Ω I _D = 1 A, V _{GEN} = 10 V, R _G = 25 Ω (Switching time is essentially independent of operating temperature)	8		15	ns
Turn-Off Time	t _{OFF}		9.5		15	

NOTES: 1. T_O = 25 °C unless otherwise noted.

2. For design aid only, not subject to production testing.

3. Pulse test; PW = 300 μs, duty cycle ≤ 2%.

4. Data sheet limits and/or test conditions have been revised.