查询UC5170CQ供应商

专业PCB打样工厂,24小时加急出货

UC5170C

JNITRODE

INTEGRATED

CIRCUITS

Octal Line Driver

FEATURES

- Eight Single Ended Line Drivers in • One Package
- Meets EIA Standards EIA232E/V.28, EIA423A and CCITT V.10/X.26
- Single External Resistor Controls . Slew Rate
- Wide Supply Voltage Range
- **Tri-State Outputs**
- **Output Short-Circuit Protection**

ABSOLUTE MAXIMUM RATINGS (Note 1)

V+ (Pin 20)
V- (Pin 11)–15V
PLCC Power Dissipation, TA = 25°C (Note 2) 1000 mW
DIP Power Dissipation, TA = 25°C (Note 2) 1250 mW
Input Voltage
Output Voltage
Slew Rate Resistor
Storage Temperature
Note 1: All voltages are with respect to ground, pin 18.

Note 2: Consult Packaging Section of Databook for thermal limitations and considerations of packages.

DESCRIPTION




The UC5170C is a single-ended octal line driver designed to meet both standard modem control applications (EIA232E/V.28), and long line drive applications (EIA423A/V.10/X.26). The slew rate for all eight drivers is controlled by a single external resistor. The slew rate and output levels in Low Mode are independent of the power variations.


Mode selection is easily accomplished by taking the select pins (Ms+ and Ms-) to ground for low output mode (EIA232E/V.28 and EIA423A/V.10) or to their respective supplies for high mode (EIA232E/V.28). High mode should only by used to drive adapters that take power from the control WWW.0ZSC.COM lines, or applications using high threshold receivers.

FUNCTIONAL TABLE

INPUTS		OUTPUTS					
		HIGH	LOW				
EN	DATA	EIA-232E ⁽²⁾	EIA423A+EIA232E				
0	0	(V+)-3V	5V to 6V				
0	1	(V-)-3V	-5V to -6V				
1	Х	High Z	High Z				
Note 2: Minimum output swings.							

CONNECTION DIAGRAMS





DC ELECTRICAL CHARACTERISTICS: Unless otherwise stated these specifications hold for |V+| = |V-| = 10V, $0 < Ta < +70^{\circ}C$, Ms + = Ms - = 0V, Rsra = +10k, Ta = TJ.


0 < 1A < +70 C, $10S + = 10S - = 0V$, $RSRA = +10K$, $1A = 13$.									
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS			
POWER SUPPLY REQUIREMENTS						-			
V+ Range			9		15	V			
V- Range			-9		-15	V			
V+ Supply Current	l+	$RL = Infinite \overline{En} = 0V$		25	42	mA			
V- Supply Current	I-	$RL = Infinite \overline{En} = 0V$		-23	-42	mA			
INPUTS			-			-			
High Level Input Voltage	Vін		2.0			V			
Low Level Input Voltage	VIL				0.8	V			
Input Clamp Voltage	Viк	lı = -15 mA		-1.1	-1.8	V			
High Level Input Current	Ін	VIH = 2.4V		0.25	40	μA			
Low Level Input Current	lı∟	VIL = 0.4V	-200	-8.0		μA			
OUTPUTS						-			
High Level (Low Mode) Output Voltage	Vон	$V_{IN} = 0.8V$ RL = Inf.	5.0	5.3	6.0	V			
(EIA423A/V.10, EIA232E/V.28)		En = 0.8V RL = 3k	5.0	5.3	6.0	V			
		RL = 450	4.5	5.2	6.0	V			
Low Level (Low Mode) Output Voltage	Vol	$V_{IN} = 2.0V$ RL = Inf.	-5.0	-5.3	-6.0	V			
(EIA423A/V.10,EIA232E/V.28)		En = 0.8V RL = 3k	-5.0	-5.3	-6.0	V			
		RL = 450	-4.5	-5.2	-6.0	V			
Output Balance (EIA423A/V.10)	VBAL	Rl = 450 Voh - Vol = Vbal		0.2	0.4	V			
High Level (High Mode) Output Voltage	Vон	VIN = 0.8V RL = Inf., MS+ = V+, MS- = V-	7.0	7.6	10	V			
(EIA232E/V.28)		En = 0.8V RL = 3k, MS+ = V+, MS- = V-	7.0	7.6	10	V			
Low Level (High Mode) Output Voltage	Vol	VIN = 2.0V RL = Inf., MS+ = V+, MS- =V-	-7.0	-7.7	-10	V			
(EIA232E, V.28)		En = 0.8V RL = 3k, Ms+ = V+, Ms- = V-	-7.0	-7.7	-10	V			
Off-State Output Current	loz	En = 2.0V, Vo = ±6V, V+ = 15V, V- = -15V	-100		100	μA			
Short-Circuit Current	los	$V_{IN} = 0V, \overline{En} = 0V$	25	50		mA			
		$V_{IN} = 5V, \overline{En} = 0V$	25	40		mA			

AC ELECTRICAL CHARACTERISTICS: at | V+ | = | V - | = 10V, 0 < TA < +70°C, Ms+ = Ms- = 0V, TA =TJ.


PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output Slew Rate	tR	Rsra = 2k	6.65	9.5	12.3	V/µs
	tF	R∟ = 450, C∟ = 50pF	6.65	10	12.3	V/µs
Output Slew Rate	tR	Rsra = 10k	1.33	1.9	2.45	V/μs
	tF	R∟ = 450, C∟ = 50pF	1.33	2.2	2.45	V/μs
Propagation Output to	tHz	Rsra = 10k		0.3	1.0	μs
High Impedance	t∟z	R∟ = 450, C∟ = 50pF		0.5	1.0	μs
Propagation High Impedance to	tzH	Rsra = 10k		6.0	15	μs
Output	tzL	R∟ = 450, C∟ = 50pF		7.0	15	μs


UC5170C

AC PARAMETER TEST CIRCUIT AND WAVEFORMS



AC CHARACTERISTICS





←10ns

90%

1.5V


10%

INPUT

VEN

10ns-

1.5V



APPLICATION INFORMATION

Slew Rate Programming

Slew rate for the UC5170C is set up by a single external resistor connected between the SRA pin and ground. Slew rate adjustments can be approximated by using the following formula:

$$V/\mu s = \frac{20}{R_{SRA}} (R_{SRA} \text{ in } k \Omega)$$

The slew rate resistor can vary between 2k and 10k which allows slew rates between 10 to $2.2V/\mu s$, respectively. The relationship between slew rate and RSRA is shown in the typical characteristics.

Waveshaping of the output lets the user control the level of interference (near-end crosstalk) that may be coupled to adjacent circuits in an interconnection. The recommended output characteristics for cable length and data rates can be found in EIA standard EIA423A +V.10. Approximations of these standards are given by the following equations:

Max. Data Rate = 300/t (For data rates 1k to 100k bit/s)

Max. Cable Length (feet) = 100 x t (Max. length 4000 feet)

where t is the transition time from 10% to 90% of the output swing in microseconds. For data rates below 1k bit/s t may be up to 300 microseconds.


Output Voltage Programming

The UC5170C has two programmable output modes, either a low voltage mode which meets EIA423A, EIA232E/V.28/V.10 specifications, or the high output mode which meets the EIA232E, V.28 specifications.

The high output mode provides greater output swings, minimum of 3V below and supply rails for driving higher, attenuated lines. This mode is selected by connecting the mode select pins to their respected supplies, Ms+ to V+ and Ms- to V-.

The low output mode provides a controlled output swing and is accomplished by connecting both mode select pins to ground.

APPLICATIONS



SPECIFIC LAYOUT NOTES

The UC5170C layout must have bulk bypassing close to the device. Peak slew current is greater than 500mA when all eight drivers slew at once in the same direction. Some applications mount the UC5170C on a bulkhead or isolated plane for RFI/FCC/VDE reasons. If bulk bypassing is not used, the -10V supply may go above -8.5 volts, causing the slew rate control circuit to become unstable.

The UC5170C can have output oscillation at 100kHz if the +10V supply is applied before the -10V supply. This has been a problem in some terminal designs where the +10V was developed from the flyback, which can result in a 500ms difference in the application of the supplies at power up.

GENERAL LAYOUT NOTES

The drivers and receivers should be mounted close to the system common ground point, with the ground reference tied to the common point to reduce RFI/EMI.

Filter connectors or transzorbs should be used to reduce the RFI/EMI, protecting the system from static (ESD), and electrical overstress (EOS). A filter connector or capacitor will reduce the ESD pulse by 90% typically. A cable dragged across a carpet and connected to a system can easily be charged to over 25,00 volts. This is a metal to metal contact when the cable is connected to the system (no resistance), currents exceed 80 amps with less than a nanosecond rise time. A transzorb provides two functions, the device capacitance inherently acts as a filter capacitor, and the device clamps the ESD and EOS pulses which would pass through the capacitor and destroy the devices. The recommended transzorb for the UC5170C is P6KEIOCA.

*Transzorb is a trademark of General Semiconductor Industries.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated